devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Mars Cheng <mars.cheng@mediatek.com>
To: Stephen Boyd <sboyd@codeaurora.org>
Cc: Matthias Brugger <matthias.bgg@gmail.com>,
	Rob Herring <robh+dt@kernel.org>,
	Marc Zyngier <marc.zyngier@arm.com>,
	Michael Turquette <mturquette@baylibre.com>,
	CC Hwang <cc.hwang@mediatek.com>,
	Loda Chou <loda.chou@mediatek.com>,
	Miles Chen <miles.chen@mediatek.com>,
	Jades Shih <jades.shih@mediatek.com>,
	Yingjoe Chen <yingjoe.chen@mediatek.com>,
	My Chuang <my.chuang@mediatek.com>,
	linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
	devicetree@vger.kernel.org, wsd_upstream@mediatek.com,
	linux-clk@vger.kernel.org,
	Kevin-CW Chen <kevin-cw.chen@mediatek.com>
Subject: Re: [PATCH v3 07/12] clk: mediatek: add clk support for MT6797
Date: Fri, 7 Apr 2017 07:35:47 +0800	[thread overview]
Message-ID: <1491521747.17643.6.camel@mtkswgap22> (raw)
In-Reply-To: <20170406200852.GQ7065@codeaurora.org>

Hi Stephen

On Thu, 2017-04-06 at 13:08 -0700, Stephen Boyd wrote:
> On 03/19, Mars Cheng wrote:
> > From: Kevin-CW Chen <kevin-cw.chen@mediatek.com>
> > 
> > Add MT6797 clock support, include topckgen, apmixedsys, infracfg
> > and subsystem clocks
> > 
> > Signed-off-by: Kevin-CW Chen <kevin-cw.chen@mediatek.com>
> > Signed-off-by: Mars Cheng <mars.cheng@mediatek.com>
> > Tested-by: Matthias Brugger <matthias.bgg@gmail.com>
> 
> Acked-by: Stephen Boyd <sboyd@codeaurora.org>
> 
> Looks fine to me except for the one comment below. Did you want
> me to merge it into clk tree?

To prevent another run, I really like you to merge it.
However, I also want to make the patch set more cleaner.
So I will send v4 later. :-)  

> 
> > diff --git a/drivers/clk/mediatek/clk-mt6797.c b/drivers/clk/mediatek/clk-mt6797.c
> > new file mode 100644
> > index 0000000..7ebb7f1
> > --- /dev/null
> > +++ b/drivers/clk/mediatek/clk-mt6797.c
> > @@ -0,0 +1,716 @@
> > +/*
> > + * Copyright (c) 2016 MediaTek Inc.
> > + * Author: Kevin Chen <kevin-cw.chen@mediatek.com>
> > + *
> > + * This program is free software; you can redistribute it and/or modify
> > + * it under the terms of the GNU General Public License version 2 as
> > + * published by the Free Software Foundation.
> > + *
> > + * This program is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
> > + * GNU General Public License for more details.
> > + */
> > +
> > +#include <linux/clk.h>
> 
> Is this include used? Please include clk-provider if the file is
> a clk driver. Same comment applies to other files in this patch.
> 

Should be removed. Will be done in v4.

> > +#include <linux/of.h>
> > +#include <linux/of_address.h>
> > +#include <linux/of_device.h>
> > +#include <linux/platform_device.h>
> > +
> > +#include "clk-mtk.h"
> > +#include "clk-gate.h"
> > +
> > +#include <dt-bindings/clock/mt6797-clk.h>
> > +
> > +/*
> > + * For some clocks, we don't care what their actual rates are. And these
> > + * clocks may change their rate on different products or different scenarios.
> > + * So we model these clocks' rate as 0, to denote it's not an actual rate.
> > + */
> > +
> > +static DEFINE_SPINLOCK(mt6797_clk_lock);
> > +
> > +static const struct mtk_fixed_factor top_fixed_divs[] = {
> > +	FACTOR(CLK_TOP_SYSPLL_CK, "syspll_ck", "mainpll", 1, 1),
> > +	FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
> > +	FACTOR(CLK_TOP_SYSPLL1_D2, "syspll1_d2", "syspll_d2", 1, 2),
> [...]
> > +	clk_init = of_device_get_match_data(&pdev->dev);
> > +	if (!clk_init)
> > +		return -EINVAL;
> > +
> > +	r = clk_init(pdev);
> > +	if (r)
> > +		dev_err(&pdev->dev,
> > +			"could not register clock provider: %s: %d\n",
> > +			pdev->name, r);
> > +
> > +	return r;
> > +}
> > +
> > +static struct platform_driver clk_mt6797_drv = {
> > +	.probe = clk_mt6797_probe,
> > +	.driver = {
> > +		.name = "clk-mt6797",
> > +		.owner = THIS_MODULE,
> 
> This can be removed, platform_driver_register() does it already.
> 

got it, will be removed.

> > +		.of_match_table = of_match_clk_mt6797,
> > +	},
> > +};
> > +
> > +static int __init clk_mt6797_init(void)
> > +{
> > +	return platform_driver_register(&clk_mt6797_drv);
> > +}
> > +
> > +arch_initcall(clk_mt6797_init);
> > diff --git a/include/dt-bindings/clock/mt6797-clk.h b/include/dt-bindings/clock/mt6797-clk.h
> > new file mode 100644
> > index 0000000..e48aa47
> > --- /dev/null
> > +++ b/include/dt-bindings/clock/mt6797-clk.h
> > @@ -0,0 +1,281 @@
> 
> I think arm-soc folks don't want us merging whole drivers into
> the DT branch anymore, so please split off the dt-bindings header
> into a different patch that we can apply directly. Then we can
> layer the driver on top and just send off the header to arm-soc
> via a stable clk branch.
> 

Got it. Will be done in v4.

Thanks for your review.


  reply	other threads:[~2017-04-06 23:35 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-03-19 15:26 [PATCH v3 00/12] Add Basic SoC support for MT6797 Mars Cheng
2017-03-19 15:26 ` [PATCH v3 01/12] dt-bindings: mediatek: multiple bases support for sysirq Mars Cheng
     [not found]   ` <1489937193-2953-2-git-send-email-mars.cheng-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2017-03-24 15:20     ` Rob Herring
2017-03-24 15:58       ` Marc Zyngier
2017-03-19 15:26 ` [PATCH v3 07/12] clk: mediatek: add clk support for MT6797 Mars Cheng
     [not found]   ` <1489937193-2953-8-git-send-email-mars.cheng-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2017-04-06 20:08     ` Stephen Boyd
2017-04-06 23:35       ` Mars Cheng [this message]
2017-04-07 19:41         ` Stephen Boyd
     [not found] ` <1489937193-2953-1-git-send-email-mars.cheng-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2017-03-19 15:26   ` [PATCH v3 02/12] irqchip: mtk-sysirq: extend intpol base to arbitrary number Mars Cheng
2017-03-23 16:25     ` Marc Zyngier
     [not found]       ` <3790b6ad-12c0-0c48-c24e-0f3397c6bbba-5wv7dgnIgG8@public.gmane.org>
2017-03-23 23:52         ` Mars Cheng
2017-03-24  9:42           ` Marc Zyngier
2017-03-19 15:26   ` [PATCH v3 03/12] irqchip: mtk-sysirq: prevent unnecessary visibility when set_type Mars Cheng
2017-03-23 16:13     ` Marc Zyngier
2017-03-19 15:26   ` [PATCH v3 04/12] dt-bindings: mediatek: Add bindings for mediatek MT6797 Platform Mars Cheng
2017-03-19 15:26   ` [PATCH v3 05/12] arm64: dts: mediatek: add mt6797 support Mars Cheng
2017-03-19 15:26   ` [PATCH v3 06/12] dt-bindings: arm: mediatek: document clk bindings for MT6797 Mars Cheng
2017-03-19 15:26   ` [PATCH v3 08/12] soc: mediatek: avoid using fixed spm power status defines Mars Cheng
2017-03-19 15:26   ` [PATCH v3 09/12] soc: mediatek: add vdec item for scpsys Mars Cheng
2017-03-19 15:26   ` [PATCH v3 10/12] dt-bindings: mediatek: add MT6797 power dt-bindings Mars Cheng
2017-03-24 15:20     ` Rob Herring
2017-03-19 15:26   ` [PATCH v3 12/12] arm64: dts: mediatek: add clk and scp nodes for MT6797 Mars Cheng
2017-03-23  0:46   ` [PATCH v3 00/12] Add Basic SoC support " Mars Cheng
2017-03-23 15:24     ` Marc Zyngier
2017-03-23 23:46       ` Mars Cheng
2017-04-06 12:11     ` Mars Cheng
2017-03-19 15:26 ` [PATCH v3 11/12] soc: mediatek: add MT6797 scysys support Mars Cheng

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1491521747.17643.6.camel@mtkswgap22 \
    --to=mars.cheng@mediatek.com \
    --cc=cc.hwang@mediatek.com \
    --cc=devicetree@vger.kernel.org \
    --cc=jades.shih@mediatek.com \
    --cc=kevin-cw.chen@mediatek.com \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mediatek@lists.infradead.org \
    --cc=loda.chou@mediatek.com \
    --cc=marc.zyngier@arm.com \
    --cc=matthias.bgg@gmail.com \
    --cc=miles.chen@mediatek.com \
    --cc=mturquette@baylibre.com \
    --cc=my.chuang@mediatek.com \
    --cc=robh+dt@kernel.org \
    --cc=sboyd@codeaurora.org \
    --cc=wsd_upstream@mediatek.com \
    --cc=yingjoe.chen@mediatek.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).