From mboxrd@z Thu Jan 1 00:00:00 1970 From: Kieran Bingham Subject: [PATCH 1/4] arm64: dts: renesas: r8a77995: add FCPVB node Date: Mon, 12 Feb 2018 22:25:26 +0000 Message-ID: <1518474330-8713-2-git-send-email-kbingham@kernel.org> References: <1518474330-8713-1-git-send-email-kbingham@kernel.org> Return-path: In-Reply-To: <1518474330-8713-1-git-send-email-kbingham@kernel.org> Sender: linux-kernel-owner@vger.kernel.org To: linux-renesas-soc@vger.kernel.org, Simon Horman , Laurent Pinchart , Kieran Bingham Cc: Kieran Bingham , Magnus Damm , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "moderated list:ARM64 PORT AARCH64 ARCHITECTURE" , open list List-Id: devicetree@vger.kernel.org From: Kieran Bingham The FCPVB handles the interface between the VSPB and memory. Signed-off-by: Kieran Bingham --- arch/arm64/boot/dts/renesas/r8a77995.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a77995.dtsi b/arch/arm64/boot/dts/renesas/r8a77995.dtsi index cd3c6a30fc47..6cf935d307d9 100644 --- a/arch/arm64/boot/dts/renesas/r8a77995.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a77995.dtsi @@ -691,6 +691,15 @@ #phy-cells = <0>; status = "disabled"; }; + + fcpvb0: fcp@fe96f000 { + compatible = "renesas,fcpv"; + reg = <0 0xfe96f000 0 0x200>; + clocks = <&cpg CPG_MOD 607>; + power-domains = <&sysc R8A77995_PD_ALWAYS_ON>; + resets = <&cpg 607>; + iommus = <&ipmmu_vp0 5>; + }; }; timer { -- 2.7.4