From: <Claudiu.Beznea@microchip.com>
To: linus.walleij@linaro.org, robh+dt@kernel.org,
mark.rutland@arm.com, Nicolas.Ferre@microchip.com,
alexandre.belloni@bootlin.com, Ludovic.Desroches@microchip.com
Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Claudiu.Beznea@microchip.com
Subject: [PATCH v3 0/7] add support for SAM9X60 pin controller
Date: Thu, 7 Feb 2019 09:24:42 +0000 [thread overview]
Message-ID: <1549531468-1676-1-git-send-email-claudiu.beznea@microchip.com> (raw)
From: Claudiu Beznea <claudiu.beznea@microchip.com>
This series adds drive strenght and slew rate support for SAMX60's pin
controller. For drive strenght we could have 2 values: low, high.
For slew rate we could have 2 values: enable, disabled.
Besides this I took the chance and adapt the documentation for at91 pinctrl
driver.
Changes in v3:
- fix checkpatch.pl warning on DBG_SHOW_FLAG_MASKED() macro in patch 1/7
- add Ack-by tag
Changes in v2:
- s/microchip,sam9x60-pictrl/microchip,sam9x60-pinctrl in patches 3/7, 5/7
Claudiu Beznea (7):
pinctrl: at91: add option to use drive strength bits
pinctrl: at91: add drive strength support for SAM9X60
pinctrl: at91: add compatibles for SAM9X60 pin controller
dt-bindings: add documentation for banks
dt-bindings: add bindings for SAM9X60
pinctrl: at91: add slewrate support for SAM9X60
dt-bindings: add documentation for slew rate
.../bindings/pinctrl/atmel,at91-pinctrl.txt | 27 ++++-
drivers/pinctrl/pinctrl-at91.c | 134 +++++++++++++++++++--
drivers/pinctrl/pinctrl-at91.h | 3 +
include/dt-bindings/pinctrl/at91.h | 4 +
4 files changed, 155 insertions(+), 13 deletions(-)
--
2.7.4
next reply other threads:[~2019-02-07 9:24 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-02-07 9:24 Claudiu.Beznea [this message]
2019-02-07 9:24 ` [PATCH v3 1/7] pinctrl: at91: add option to use drive strength bits Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 2/7] pinctrl: at91: add drive strength support for SAM9X60 Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 3/7] pinctrl: at91: add compatibles for SAM9X60 pin controller Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 4/7] dt-bindings: add documentation for banks Claudiu.Beznea
2019-02-07 9:25 ` [PATCH v3 5/7] dt-bindings: add bindings for SAM9X60 Claudiu.Beznea
2019-02-07 9:25 ` [PATCH v3 6/7] pinctrl: at91: add slewrate support " Claudiu.Beznea
2019-02-07 9:25 ` [PATCH v3 7/7] dt-bindings: add documentation for slew rate Claudiu.Beznea
2019-02-08 12:07 ` [PATCH v3 0/7] add support for SAM9X60 pin controller Linus Walleij
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1549531468-1676-1-git-send-email-claudiu.beznea@microchip.com \
--to=claudiu.beznea@microchip.com \
--cc=Ludovic.Desroches@microchip.com \
--cc=Nicolas.Ferre@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=devicetree@vger.kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).