From: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
To: Rob Herring <robh+dt@kernel.org>
Cc: Bjorn Andersson <bjorn.andersson@linaro.org>,
Mark Rutland <mark.rutland@arm.com>,
devicetree@vger.kernel.org, Andy Gross <agross@kernel.org>,
Stephen Boyd <swboyd@chromium.org>,
linux-arm-msm <linux-arm-msm@vger.kernel.org>,
linux-kernel@vger.kernel.org,
Rajendra Nayak <rnayak@codeaurora.org>,
Rishabh Bhatnagar <rishabhb@codeaurora.org>,
Doug Anderson <dianders@chromium.org>,
linux-arm-msm-owner@vger.kernel.org
Subject: Re: [PATCHv2 0/3] Add LLCC support for SC7180 SoC
Date: Wed, 13 Nov 2019 20:30:40 +0530 [thread overview]
Message-ID: <1565197bda60573937453e95dcafbe68@codeaurora.org> (raw)
In-Reply-To: <81f57dc623fe8705cea52b5cb2612b32@codeaurora.org>
Hello Rob,
On 2019-10-25 13:24, Sai Prakash Ranjan wrote:
> On 2019-10-25 04:03, Rob Herring wrote:
>> On Thu, Oct 24, 2019 at 6:00 AM Sai Prakash Ranjan
>> <saiprakash.ranjan@codeaurora.org> wrote:
>>>
>>> Hi Rob,
>>>
>>> On 2019-10-24 01:19, Rob Herring wrote:
>>> > On Sun, Oct 20, 2019 at 10:32 PM Bjorn Andersson
>>> > <bjorn.andersson@linaro.org> wrote:
>>> >>
>>> >> On Sat 19 Oct 04:37 PDT 2019, Sai Prakash Ranjan wrote:
>>> >>
>>> >> > LLCC behaviour is controlled by the configuration data set
>>> >> > in the llcc-qcom driver, add the same for SC7180 SoC.
>>> >> > Also convert the existing bindings to json-schema and add
>>> >> > the compatible for SC7180 SoC.
>>> >> >
>>> >>
>>> >> Thanks for the patches and thanks for the review Stephen. Series
>>> >> applied
>>> >
>>> > And they break dt_binding_check. Please fix.
>>> >
>>>
>>> I did check this and think that the error log from dt_binding_check
>>> is
>>> not valid because it says cache-level is a required property [1], but
>>> there is no such property in LLCC bindings.
>>
>> Then you should point out the issue and not just submit stuff ignoring
>> it. It has to be resolved one way or another.
>>
>
> I did not ignore it. When I ran the dt-binding check locally, it did
> not
> error out and just passed on [1] and it was my bad that I did not check
> the entire build logs to see if llcc dt binding check had some warning
> or
> not. But this is the usual case where most of us don't look at the
> entire
> build logs to check if there is a warning or not. We notice if there is
> an
> immediate exit/fail in case of some warning/error. So it would be good
> if
> we fail the dt-binding check build if there is some warning/error or
> atleast
> provide some option to strict build to fail on warning, maybe there is
> already
> a flag to do this?
>
> After submitting the patch, I noticed this build failure on
> patchwork.ozlabs.org and was waiting for your reply.
>
> [1] https://paste.ubuntu.com/p/jNK8yfVkMG/
>
>> If you refer to the DT spec[1], cache-level is required. The schema is
>> just enforcing that now. It's keying off the node name of
>> 'cache-controller'.
>>
>
> This is not L2 or L3 cache, this is a system cache (last level cache)
> shared by
> clients other than just CPU. So I don't know how do we specify
> cache-level for
> this, let me know if you have some pointers.
>
Any ideas on specifying the cache-level for system cache? Does
dt-binding-check
needs to be updated for this case?
Thanks,
Sai
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a
member
of Code Aurora Forum, hosted by The Linux Foundation
next prev parent reply other threads:[~2019-11-13 15:00 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-10-19 11:37 [PATCHv2 0/3] Add LLCC support for SC7180 SoC Sai Prakash Ranjan
2019-10-19 11:37 ` [PATCHv2 1/3] soc: qcom: llcc: Add configuration data for SC7180 Sai Prakash Ranjan
2019-10-20 18:20 ` Stephen Boyd
2019-10-19 11:37 ` [PATCHv2 2/3] dt-bindings: msm: Convert LLCC bindings to YAML Sai Prakash Ranjan
2019-10-20 18:20 ` Stephen Boyd
2019-10-19 11:37 ` [PATCHv2 3/3] dt-bindings: msm: Add LLCC for SC7180 Sai Prakash Ranjan
2019-10-20 18:20 ` Stephen Boyd
2019-10-21 3:32 ` [PATCHv2 0/3] Add LLCC support for SC7180 SoC Bjorn Andersson
2019-10-23 19:49 ` Rob Herring
2019-10-24 11:00 ` Sai Prakash Ranjan
2019-10-24 22:33 ` Rob Herring
2019-10-25 7:54 ` Sai Prakash Ranjan
2019-11-13 15:00 ` Sai Prakash Ranjan [this message]
2019-11-14 16:49 ` Stephen Boyd
2019-11-15 11:24 ` Sai Prakash Ranjan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1565197bda60573937453e95dcafbe68@codeaurora.org \
--to=saiprakash.ranjan@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=linux-arm-msm-owner@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=rishabhb@codeaurora.org \
--cc=rnayak@codeaurora.org \
--cc=robh+dt@kernel.org \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).