From: Claudiu Beznea <claudiu.beznea@microchip.com>
To: <mturquette@baylibre.com>, <sboyd@kernel.org>,
<nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>,
<ludovic.desroches@microchip.com>, <robh+dt@kernel.org>
Cc: <linux-clk@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<eugen.hristev@microchip.com>,
Claudiu Beznea <claudiu.beznea@microchip.com>
Subject: [PATCH v2 0/8] clk: at91: adapt for dvfs
Date: Wed, 4 Nov 2020 19:45:18 +0200 [thread overview]
Message-ID: <1604511926-29516-1-git-send-email-claudiu.beznea@microchip.com> (raw)
Hi,
SAMA7G5 is capable of DVFS. The supported CPU clock frequencies could be
obtained from CPU PLL. The hardware block diagram for clock feeding the
CPU is as follows:
+--------+
+-->|divider1|--> CPU clock
| +--------+
+--------+ +----------+ | +--------+
|CPU PLL |-->|prescaller|--+-->|divider0|--> MCK0 clock
+--------+ +----------+ +--------+
When switching CPU clock frequencies the MCK0 is also changed by DVFS
driver to avoid its over/under clocking (depending on CPU clock frequency
requested by DVFS algorithms). Some of IPs feed by MCK0 are MCK0 glich
aware, some are not. For this MCK0 was removed from the parents list of
the IPs which are not MCK0 glitch aware (patch 5/8).
This series adapt AT91 clocks (mostly sam9x60-pll and master clock drivers)
so that runtime changes of these clocks to be allowed.
The CPU clock was registered from prescaller clock (see above diagram)
and no software control has been added for divider1 because the frequencies
supported by SAMA7G5's CPU could be directly obtained from CPU PLL +
prescaller.
On top of this series I also added a fix for sama7g5.c code (patch 1/8).
Please let me know if you would like me to send this one separtely (it
would be nice if this fix could be integrated in 5.10).
Thank you,
Claudiu Beznea
Changes in v2:
- s/at91rm9200_mck_lock/at91sam9260_mck_lock in patch 7/8
Claudiu Beznea (6):
clk: at91: sama7g5: fix compilation error
clk: at91: clk-sam9x60-pll: allow runtime changes for pll
clk: at91: sama7g5: remove mck0 from parent list of other clocks
clk: at91: sama7g5: decrease lower limit for MCK0 rate
clk: at91: clk-master: re-factor master clock
clk: at91: sama7g5: register cpu clock
Eugen Hristev (2):
dt-bindings: clock: at91: add sama7g5 pll defines
clk: at91: sama7g5: allow SYS and CPU PLLs to be exported and
referenced in DT
drivers/clk/at91/at91rm9200.c | 20 ++-
drivers/clk/at91/at91sam9260.c | 24 ++-
drivers/clk/at91/at91sam9g45.c | 30 ++--
drivers/clk/at91/at91sam9n12.c | 34 ++--
drivers/clk/at91/at91sam9rl.c | 22 ++-
drivers/clk/at91/at91sam9x5.c | 27 +++-
drivers/clk/at91/clk-master.c | 323 +++++++++++++++++++++++++++++++------
drivers/clk/at91/clk-sam9x60-pll.c | 102 ++++++++++--
drivers/clk/at91/dt-compat.c | 15 +-
drivers/clk/at91/pmc.h | 20 ++-
drivers/clk/at91/sam9x60.c | 35 ++--
drivers/clk/at91/sama5d2.c | 41 +++--
drivers/clk/at91/sama5d3.c | 37 +++--
drivers/clk/at91/sama5d4.c | 39 +++--
drivers/clk/at91/sama7g5.c | 139 +++++++++-------
include/dt-bindings/clock/at91.h | 11 ++
16 files changed, 692 insertions(+), 227 deletions(-)
--
2.7.4
next reply other threads:[~2020-11-04 17:45 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-04 17:45 Claudiu Beznea [this message]
2020-11-04 17:45 ` [PATCH v2 1/8] clk: at91: sama7g5: fix compilation error Claudiu Beznea
2020-11-05 8:55 ` Tudor.Ambarus
2020-11-04 17:45 ` [PATCH v2 2/8] dt-bindings: clock: at91: add sama7g5 pll defines Claudiu Beznea
2020-11-04 17:45 ` [PATCH v2 3/8] clk: at91: sama7g5: allow SYS and CPU PLLs to be exported and referenced in DT Claudiu Beznea
2020-11-04 17:45 ` [PATCH v2 4/8] clk: at91: clk-sam9x60-pll: allow runtime changes for pll Claudiu Beznea
2020-11-04 17:45 ` [PATCH v2 5/8] clk: at91: sama7g5: remove mck0 from parent list of other clocks Claudiu Beznea
2020-11-04 17:45 ` [PATCH v2 6/8] clk: at91: sama7g5: decrease lower limit for MCK0 rate Claudiu Beznea
2020-11-04 17:45 ` [PATCH v2 7/8] clk: at91: clk-master: re-factor master clock Claudiu Beznea
2020-11-04 17:45 ` [PATCH v2 8/8] clk: at91: sama7g5: register cpu clock Claudiu Beznea
2020-11-05 14:48 ` [PATCH v2 0/8] clk: at91: adapt for dvfs Claudiu.Beznea
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1604511926-29516-1-git-send-email-claudiu.beznea@microchip.com \
--to=claudiu.beznea@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=devicetree@vger.kernel.org \
--cc=eugen.hristev@microchip.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=ludovic.desroches@microchip.com \
--cc=mturquette@baylibre.com \
--cc=nicolas.ferre@microchip.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).