From: Vishwanatha Subbanna <vishwa@linux.vnet.ibm.com>
To: joel@jms.id.au, linux-aspeed@lists.ozlabs.org,
devicetree@vger.kernel.org, robh+dt@kernel.org
Cc: vishwa@linux.vnet.ibm.com
Subject: [PATCH 4/6] ARM: dts: aspeed: rainier: Add leds that are off PIC16F882
Date: Thu, 12 Nov 2020 23:59:26 -0600 [thread overview]
Message-ID: <1605247168-1028-4-git-send-email-vishwa@linux.vnet.ibm.com> (raw)
In-Reply-To: <1605247168-1028-1-git-send-email-vishwa@linux.vnet.ibm.com>
There are many LEDs that are connected to PIC16F882.
PIC has the software implementation of PCA9552
Signed-off-by: Vishwanatha Subbanna <vishwa@linux.vnet.ibm.com>
---
arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts | 690 +++++++++++++++++++++++++++
1 file changed, 690 insertions(+)
diff --git a/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts b/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts
index b7d7246..88fefc0 100644
--- a/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts
+++ b/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts
@@ -209,6 +209,336 @@
default-state = "keep";
gpios = <&pca0 5 GPIO_ACTIVE_LOW>;
};
+
+ ddimm0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 0 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm1 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 1 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm2 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 2 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm3 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 3 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm4 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 4 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm5 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 5 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm6 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 6 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm7 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 7 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm8 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 8 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm9 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 9 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm10 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 10 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm11 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 11 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm12 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 12 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm13 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 13 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm14 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 14 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm15 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic1 15 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm16 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 0 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm17 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 1 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm18 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 2 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm19 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 3 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm20 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 4 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm21 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 5 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm22 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 6 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm23 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 7 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm24 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 8 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm25 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 9 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm26 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 10 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm27 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 11 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm28 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 12 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm29 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 13 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm30 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 14 GPIO_ACTIVE_LOW>;
+ };
+
+ ddimm31 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic2 15 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 0 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot1 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 1 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot2 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 2 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot3 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 3 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot4 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 4 GPIO_ACTIVE_LOW>;
+ };
+
+ cpu1 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 5 GPIO_ACTIVE_LOW>;
+ };
+
+ cpu1-vrm0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 6 GPIO_ACTIVE_LOW>;
+ };
+
+ lcd-russel {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic3 8 GPIO_ACTIVE_LOW>;
+ };
+
+ planar {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 0 GPIO_ACTIVE_LOW>;
+ };
+
+ cpu0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 1 GPIO_ACTIVE_LOW>;
+ };
+
+ dasd-pyramid0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 3 GPIO_ACTIVE_LOW>;
+ };
+
+ dasd-pyramid1 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 4 GPIO_ACTIVE_LOW>;
+ };
+
+ dasd-pyramid2 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 5 GPIO_ACTIVE_LOW>;
+ };
+
+ cpu0-vrm0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 6 GPIO_ACTIVE_LOW>;
+ };
+
+ rtc-battery {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 7 GPIO_ACTIVE_LOW>;
+ };
+
+ base-blyth {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 8 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot6 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 9 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot7 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 10 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot8 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 11 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot9 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 12 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot10 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 13 GPIO_ACTIVE_LOW>;
+ };
+
+ pcieslot11 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 14 GPIO_ACTIVE_LOW>;
+ };
+
+ tpm-wilson {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pic4 15 GPIO_ACTIVE_LOW>;
+ };
};
};
@@ -981,6 +1311,366 @@
reg = <(0x62 | I2C_OWN_SLAVE_ADDRESS)>;
};
+ pic1: pca9952@32 {
+ compatible = "ibm,pca9552";
+ reg = <0x32>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
+
+ pic2: pca9552@31 {
+ compatible = "ibm,pca9552";
+ reg = <0x31>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
+
+ pic3: pca9552@30 {
+ compatible = "ibm,pca9552";
+ reg = <0x30>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
+
+ pic4: pca9552@33 {
+ compatible = "ibm,pca9552";
+ reg = <0x33>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
+
dps: dps310@76 {
compatible = "infineon,dps310";
reg = <0x76>;
--
1.8.3.1
next prev parent reply other threads:[~2020-11-13 5:59 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-13 5:59 [PATCH 1/6] ARM: dts: aspeed: rainier: Add Operator Panel LEDs Vishwanatha Subbanna
2020-11-13 5:59 ` [PATCH 2/6] ARM: dts: aspeed: rainier: Add directly controlled LEDs Vishwanatha Subbanna
2020-11-16 6:13 ` Joel Stanley
2020-11-13 5:59 ` [PATCH 3/6] ARM: dts: aspeed: rainier: Add leds that are off PCA9552 Vishwanatha Subbanna
2020-11-16 6:14 ` Joel Stanley
2021-02-10 11:22 ` vishwanatha subbanna
2020-11-13 5:59 ` Vishwanatha Subbanna [this message]
2020-11-16 6:15 ` [PATCH 4/6] ARM: dts: aspeed: rainier: Add leds that are off PIC16F882 Joel Stanley
2020-11-13 5:59 ` [PATCH 5/6] ARM: dts: aspeed: rainier: Add leds on optional DASD cards Vishwanatha Subbanna
2020-11-16 6:14 ` Joel Stanley
2020-11-13 5:59 ` [PATCH 6/6] ARM: dts: aspeed: rainier: Add leds that are on optional PCI cable cards Vishwanatha Subbanna
2020-11-16 6:13 ` Joel Stanley
2020-11-30 6:08 ` Andrew Jeffery
2021-02-10 11:14 ` vishwanatha subbanna
2021-02-10 11:16 ` vishwanatha subbanna
2021-02-14 23:08 ` Andrew Jeffery
[not found] ` <14C0B6E9-0724-42FE-89BA-1FA0262B9BBB@linux.vnet.ibm.com>
2021-02-18 22:45 ` Andrew Jeffery
2020-11-16 6:14 ` [PATCH 1/6] ARM: dts: aspeed: rainier: Add Operator Panel LEDs Joel Stanley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1605247168-1028-4-git-send-email-vishwa@linux.vnet.ibm.com \
--to=vishwa@linux.vnet.ibm.com \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).