From: Prasad Malisetty <pmaliset@codeaurora.org>
To: swboyd@chromium.org, agross@kernel.org,
bjorn.andersson@linaro.org, devicetree@vger.kernel.org,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
manivannan.sadhasivam@linaro.org, robh+dt@kernel.org,
mka@chromium.org, lorenzo.pieralisi@arm.com,
svarbanov@mm-sol.com, bhelgaas@google.com
Cc: Prasad Malisetty <pmaliset@codeaurora.org>
Subject: [PATCH v3 2/3] arm64: dts: qcom: sc7280: Add pcie clock support
Date: Tue, 16 Nov 2021 16:31:47 +0530 [thread overview]
Message-ID: <1637060508-30375-3-git-send-email-pmaliset@codeaurora.org> (raw)
In-Reply-To: <1637060508-30375-1-git-send-email-pmaliset@codeaurora.org>
Add pcie clock phandle for sc7280 SoC.
Signed-off-by: Prasad Malisetty <pmaliset@codeaurora.org>
---
arch/arm64/boot/dts/qcom/sc7280.dtsi | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
index cb94b87..3fb9338 100644
--- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
+++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
@@ -574,7 +574,8 @@
reg = <0 0x00100000 0 0x1f0000>;
clocks = <&rpmhcc RPMH_CXO_CLK>,
<&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>,
- <0>, <0>, <0>, <0>, <0>, <0>;
+ <0>, <&pcie1_lane 0>,
+ <0>, <0>, <0>, <0>;
clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk",
"pcie_0_pipe_clk", "pcie_1_pipe_clk",
"ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk",
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
next prev parent reply other threads:[~2021-11-16 11:02 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-16 11:01 [PATCH v3 0/2] Add PCIe clock DT entries for SC7280 Prasad Malisetty
2021-11-16 11:01 ` [PATCH v3 1/3] arm64: dts: qcom: sc7280: Fix incorrect clock name Prasad Malisetty
2021-11-17 6:34 ` Stephen Boyd
2021-11-19 3:28 ` Bjorn Andersson
2021-11-16 11:01 ` Prasad Malisetty [this message]
2021-11-17 6:34 ` [PATCH v3 2/3] arm64: dts: qcom: sc7280: Add pcie clock support Stephen Boyd
2021-11-16 11:01 ` [PATCH v3 3/3] arm64: dts: qcom: Fix 'interrupt-map' parent address cells Prasad Malisetty
2021-11-17 6:36 ` Stephen Boyd
2021-11-20 23:55 ` [PATCH v3 0/2] Add PCIe clock DT entries for SC7280 Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1637060508-30375-3-git-send-email-pmaliset@codeaurora.org \
--to=pmaliset@codeaurora.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=manivannan.sadhasivam@linaro.org \
--cc=mka@chromium.org \
--cc=robh+dt@kernel.org \
--cc=svarbanov@mm-sol.com \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).