From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jernej =?utf-8?B?xaBrcmFiZWM=?= Subject: Re: [PATCH v3 15/24] dt-bindings: display: sun4i-drm: Add description of A64 HDMI PHY Date: Thu, 28 Jun 2018 06:51:22 +0200 Message-ID: <1669385.k4L9lni8DF@jernej-laptop> References: <20180625120304.7543-1-jernej.skrabec@siol.net> <20180625120304.7543-16-jernej.skrabec@siol.net> Reply-To: jernej.skrabec-gGgVlfcn5nU@public.gmane.org Mime-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Return-path: Sender: linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org In-Reply-To: List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Chen-Yu Tsai Cc: Maxime Ripard , Rob Herring , David Airlie , Gustavo Padovan , Maarten Lankhorst , Sean Paul , Mark Rutland , dri-devel , devicetree , linux-arm-kernel , linux-kernel , linux-clk , linux-sunxi List-Id: devicetree@vger.kernel.org Dne =C4=8Detrtek, 28. junij 2018 ob 04:19:55 CEST je Chen-Yu Tsai napisal(a= ): > On Mon, Jun 25, 2018 at 8:02 PM, Jernej Skrabec = =20 wrote: > > A64 HDMI PHY is similar to H3 HDMI PHY except it has two possible PLL > > clock parents. It is compatible to other HDMI PHYs, like that found in > > R40. > >=20 > > Acked-by: Rob Herring > > Signed-off-by: Jernej Skrabec > > --- > >=20 > > Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt | 4 +++- > > 1 file changed, 3 insertions(+), 1 deletion(-) > >=20 > > diff --git a/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.= txt > > b/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt index > > 84fe38dbb900..dc83f21ef188 100644 > > --- a/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt > > +++ b/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt > > @@ -101,6 +101,7 @@ DWC HDMI PHY > >=20 > > Required properties: > > - compatible: value must be one of: > > + * allwinner,sun50i-a64-hdmi-phy > >=20 > > * allwinner,sun8i-a83t-hdmi-phy > > * allwinner,sun8i-h3-hdmi-phy >=20 > Nit: the list is sorted by family first, then SoC name, so it should > be the last on the list. I went alphabetically, since "5" is before "8"... Best regards, Jernej >=20 > Otherwise, >=20 > Reviewed-by: Chen-Yu Tsai >=20 > > - reg: base address and size of memory-mapped region > >=20 > > @@ -111,8 +112,9 @@ Required properties: > > - resets: phandle to the reset controller driving the PHY > > - reset-names: must be "phy" > >=20 > > -H3 HDMI PHY requires additional clock: > >=20 > > +H3 and A64 HDMI PHY require additional clocks: > > - pll-0: parent of phy clock > >=20 > > + - pll-1: second possible phy clock parent (A64 only) > >=20 > > TV Encoder > > ---------- > >=20 > > -- > > 2.18.0 --=20 You received this message because you are subscribed to the Google Groups "= linux-sunxi" group. To unsubscribe from this group and stop receiving emails from it, send an e= mail to linux-sunxi+unsubscribe-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org For more options, visit https://groups.google.com/d/optout.