From: Rohit Agarwal <quic_rohiagar@quicinc.com>
To: agross@kernel.org, andersson@kernel.org,
konrad.dybcio@linaro.org, mani@kernel.org, bhelgaas@google.com,
lpieralisi@kernel.org, kw@linux.com, robh@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
manivannan.sadhasivam@linaro.org
Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Rohit Agarwal <quic_rohiagar@quicinc.com>
Subject: [PATCH v6 0/5] Add PCIe EP support for SDX65
Date: Thu, 18 May 2023 23:17:48 +0530 [thread overview]
Message-ID: <1684432073-28490-1-git-send-email-quic_rohiagar@quicinc.com> (raw)
Hi,
Changes in v6:
- Rebased on top of 6.4-rc2.
Changes in v5:
- Addressed some minor comments from Konrad
- Rebased on top of 6.3-rc5.
Changes in v4:
- Addressed comment from Dmitry to move the gpios to the board file.
Changes in v3:
- Removing the applied patch.
- Addressing some of the compile time issues missed in v2.
Changes in v2:
- Addressing comments from Konrad and Dmitry.
- Rebased on top of 6.3-rc1.
This series adds the devicetree support for PCIe PHY and PCIe EP on SDX65.
The PCIe EP is enabled on SDX65 MTP board.
Thanks,
Rohit.
Rohit Agarwal (5):
dt-bindings: PCI: qcom: Add SDX65 SoC
ARM: dts: qcom: sdx65: Add support for PCIe PHY
ARM: dts: qcom: sdx65: Add support for PCIe EP
ARM: dts: qcom: sdx65-mtp: Enable PCIe PHY
ARM: dts: qcom: sdx65-mtp: Enable PCIe EP
.../devicetree/bindings/pci/qcom,pcie-ep.yaml | 2 +
arch/arm/boot/dts/qcom-sdx65-mtp.dts | 42 +++++++++++
arch/arm/boot/dts/qcom-sdx65.dtsi | 87 ++++++++++++++++++++++
3 files changed, 131 insertions(+)
--
2.7.4
next reply other threads:[~2023-05-18 17:49 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-18 17:47 Rohit Agarwal [this message]
2023-05-18 17:47 ` [PATCH v6 1/5] dt-bindings: PCI: qcom: Add SDX65 SoC Rohit Agarwal
2023-05-25 4:22 ` Bjorn Andersson
2023-05-18 17:47 ` [PATCH v6 2/5] ARM: dts: qcom: sdx65: Add support for PCIe PHY Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 3/5] ARM: dts: qcom: sdx65: Add support for PCIe EP Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 4/5] ARM: dts: qcom: sdx65-mtp: Enable PCIe PHY Rohit Agarwal
2023-05-18 17:47 ` [PATCH v6 5/5] ARM: dts: qcom: sdx65-mtp: Enable PCIe EP Rohit Agarwal
2023-05-25 4:54 ` [PATCH v6 0/5] Add PCIe EP support for SDX65 Bjorn Andersson
2023-05-25 22:13 ` Bjorn Helgaas
2023-05-25 23:02 ` Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1684432073-28490-1-git-send-email-quic_rohiagar@quicinc.com \
--to=quic_rohiagar@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).