From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
To: Geert Uytterhoeven <geert+renesas@glider.be>
Cc: Simon Horman <horms@verge.net.au>,
Magnus Damm <magnus.damm@gmail.com>,
linux-renesas-soc@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org,
devicetree@vger.kernel.org
Subject: Re: [PATCH/RFC v2 01/11] PM / Domains: Add DT bindings for the R-Car System Controller
Date: Tue, 16 Feb 2016 01:08:18 +0200 [thread overview]
Message-ID: <1720075.YOPnCQ3mE1@avalon> (raw)
In-Reply-To: <1455571020-18968-2-git-send-email-geert+renesas@glider.be>
Hi Geert,
Thank you for the patch.
On Monday 15 February 2016 22:16:50 Geert Uytterhoeven wrote:
> The Renesas R-Car System Controller provides power management for the
> CPU cores and various coprocessors, following the generic PM domain
> bindings in Documentation/devicetree/bindings/power/power_domain.txt.
>
> This supports R-Car Gen1, Gen2, and Gen3.
>
> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
> ---
> Alternatives I considered:
>
> - Using a single node per power register block, even if it contains
> multiple domains, e.g.:
>
> pd_ca15_scu: ca15_scu@180 {
> reg = <0x180 0x20>;
> #address-cells = <1>;
> #size-cells = <0>;
> #power-domain-cells = <0>;
> renesas,interrupt-bits = <12>;
>
> pd_ca15_cpu: ca15_cpu@40 {
> reg = <0x40 0x20>;
> #power-domain-cells = <1>;
> renesas,pm-domain-indices = <0 1>;
> renesas,pm-domain-names =
> "ca15_cpu0", "ca15_cpu1";
> renesas,interrupt-bits = <0 1>;
> };
> };
>
> Notes:
> - You cannot just have a property with the number of domains, as
> index 0 is not used on R-Car H1. Hence the need for
> "renesas,pm-domain-indices" and "renesas,interrupt-bits",
> - "#power-domain-cells = <1>" for nodes with multiple domains,
> which allows typos in "power-domains = <&pd_ca15_cpu n>", using
> an invalid value of "n".
>
> - Using a linear description in DT:
> - Needs parent links for subdomains,
> - More complicated to parse (lesson learned from R-Mobile PM
> Domain support).
>
> - Keeping the power register block offset and the bit number as separate
> "reg" cells, increasing "#address-cells" from 2 to 3,
>
> - Merging the interrupt bit (which needs only 5 bits) in the other "reg"
> cell, decreasing "#address-cells" from 2 to 1.
>
> v2:
> - Add R-Car H3 (r8a7795) support,
> - Use "renesas,<type>-sysc" instead of "renesas,sysc-<type>",
> - Add fallback compatibility strings for R-Car Gen2 and Gen3.
> ---
> .../bindings/power/renesas,sysc-rcar.txt | 87 +++++++++++++++++++
> 1 file changed, 87 insertions(+) create mode 100644
> Documentation/devicetree/bindings/power/renesas,sysc-rcar.txt
>
> diff --git a/Documentation/devicetree/bindings/power/renesas,sysc-rcar.txt
> b/Documentation/devicetree/bindings/power/renesas,sysc-rcar.txt new file
> mode 100644
> index 0000000000000000..92ddc0da7b755215
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/power/renesas,sysc-rcar.txt
> @@ -0,0 +1,87 @@
> +DT bindings for the Renesas R-Car System Controller
> +
> +== System Controller Node ==
> +
> +The R-Car System Controller provides power management for the CPU cores and
> +various coprocessors.
> +
> +Required properties:
> + - compatible: Must contain one or more of the following:
> + - "renesas,r8a7779-sysc" (R-Car H1)
> + - "renesas,r8a7790-sysc" (R-Car H2)
> + - "renesas,r8a7791-sysc" (R-Car M2-W)
> + - "renesas,r8a7792-sysc" (R-Car V2H)
> + - "renesas,r8a7793-sysc" (R-Car M2-N)
> + - "renesas,r8a7794-sysc" (R-Car E2)
> + - "renesas,r8a7795-sysc" (R-Car H3)
> + - "renesas,rcar-gen2-sysc" (Generic R-Car Gen2)
> + - "renesas,rcar-gen3-sysc" (Generic R-Car Gen3)
> + When compatible with the generic version, nodes must list the
> SoC-specific
> + version corresponding to the platform first, followed by the generic
> + version.
> + - reg: Address start and address range for the device.
This isn't correct. I'll refrain from saying we abuse the reg property, as
using the first cell as a power domain number should be fine (the second cell
feels a bit more of an abuse to me though, but I won't complain too much), but
the bindings document should describe what the reg cells contain.
> + - pm-domains: This node contains a hierarchy of PM Domain Nodes.
Can't it be an issue that the node happens to have the same name as the
standard pm-domains property ?
> + Dependencies (e.g. parent SCUs should not be powered off while child
> CPUs
> + are on) should be reflected using subnodes.
> +
> +
> +== PM Domain Nodes ==
> +
> +Each of the PM domain nodes represents a PM domain, as documented by the
> +generic PM domain bindings in
> +Documentation/devicetree/bindings/power/power_domain.txt.
> +
> +Required properties:
> + - #power-domain-cells: Must be 0.
> + - reg: This property must contain 2 values:
> + - The first value is the number of the interrupt bit representing
> + the power area in the various Interrupt Registers (e.g. SYSCISR,
> + Interrupt Status Register),
> + - The second value encodes the power register block offset (which is
> + a multiple of 64), and the number of the bit representing the
> + power area in the various Power Control Registers (e.g. PWROFFSR,
> + Power Shutoff Status Register). This value is created by ORing
> + these two numbers.
> + The parent's node must contain the following two properties:
> + - #address-cells: Must be 2,
> + - #size-cells: Must be 0.
> +
> +
> +Example:
> +
> + sysc: system-controller@e6180000 {
> + compatible = "renesas,r8a7791-sysc", "renesas,rcar-gen2-sysc";
> + reg = <0 0xe6180000 0 0x0200>;
> +
> + pm-domains {
> + #address-cells = <2>;
> + #size-cells = <0>;
> +
> + pd_ca15_scu: scu@12 {
> + reg = <12 0x180>;
> + #address-cells = <2>;
> + #size-cells = <0>;
> + #power-domain-cells = <0>;
> +
> + pd_ca15_cpu0: cpu@0 {
> + reg = <0 0x40>;
> + #power-domain-cells = <0>;
> + };
> +
> + pd_ca15_cpu1: cpu@1 {
> + reg = <1 0x41>;
> + #power-domain-cells = <0>;
> + };
> + };
> +
> + pd_sh: sh@16 {
> + reg = <16 0x80>;
> + #power-domain-cells = <0>;
> + };
> +
> + pd_sgx: sgx@20 {
> + reg = <20 0xc0>;
> + #power-domain-cells = <0>;
> + };
> + };
> + };
--
Regards,
Laurent Pinchart
next prev parent reply other threads:[~2016-02-15 23:08 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-15 21:16 [PATCH/RFC v2 00/11] ARM/arm64: renesas: Add SYSC PM Domain DT Support Geert Uytterhoeven
2016-02-15 21:16 ` [PATCH/RFC v2 01/11] PM / Domains: Add DT bindings for the R-Car System Controller Geert Uytterhoeven
2016-02-15 23:08 ` Laurent Pinchart [this message]
2016-02-15 23:33 ` Laurent Pinchart
2016-02-16 7:15 ` Geert Uytterhoeven
2016-02-18 14:38 ` Rob Herring
2016-02-18 17:18 ` Geert Uytterhoeven
2016-02-18 21:14 ` Laurent Pinchart
2016-02-23 20:08 ` Rob Herring
2016-02-15 21:16 ` [PATCH/RFC v2 02/11] soc: renesas: Move pm-rcar to drivers/soc/renesas/ Geert Uytterhoeven
2016-02-15 22:12 ` Laurent Pinchart
2016-02-15 21:16 ` [PATCH/RFC v2 03/11] soc: renesas: Improve rcar_sysc_power() debug info Geert Uytterhoeven
2016-02-15 22:11 ` Laurent Pinchart
[not found] ` <1455571020-18968-1-git-send-email-geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org>
2016-02-15 21:16 ` [PATCH/RFC v2 04/11] soc: renesas: rcar: Add DT support for SYSC PM domains Geert Uytterhoeven
2016-02-15 22:51 ` Laurent Pinchart
2016-02-17 12:45 ` Geert Uytterhoeven
2016-02-26 15:41 ` Geert Uytterhoeven
2016-02-26 16:28 ` Laurent Pinchart
2016-02-15 21:16 ` [PATCH/RFC v2 07/11] ARM: dts: r8a7790: Add " Geert Uytterhoeven
2016-02-15 21:16 ` [PATCH/RFC v2 09/11] ARM: dts: r8a7793: " Geert Uytterhoeven
2016-02-15 21:17 ` [PATCH/RFC v2 11/11] arm64: dts: r8a7795: " Geert Uytterhoeven
2016-02-15 21:16 ` [PATCH/RFC v2 05/11] soc: renesas: rcar: Handle clock domain devices in " Geert Uytterhoeven
2016-02-15 22:08 ` Laurent Pinchart
2016-02-16 7:30 ` Geert Uytterhoeven
2016-02-16 8:02 ` Laurent Pinchart
2016-02-15 21:16 ` [PATCH/RFC v2 06/11] ARM: dts: r8a7779: Add " Geert Uytterhoeven
2016-02-15 21:16 ` [PATCH/RFC v2 08/11] ARM: dts: r8a7791: " Geert Uytterhoeven
2016-02-15 21:16 ` [PATCH/RFC v2 10/11] ARM: dts: r8a7794: " Geert Uytterhoeven
2016-02-27 1:53 ` [PATCH/RFC v2 00/11] ARM/arm64: renesas: Add SYSC PM Domain DT Support Laurent Pinchart
2016-02-28 8:55 ` Geert Uytterhoeven
2016-02-28 15:04 ` Laurent Pinchart
2016-02-28 19:26 ` Laurent Pinchart
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1720075.YOPnCQ3mE1@avalon \
--to=laurent.pinchart@ideasonboard.com \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=horms@verge.net.au \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).