From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2DA0242D7B for ; Sun, 31 Aug 2025 13:28:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756646894; cv=none; b=HegVTx5nK9lS6r51gJbYFG4fGs0cOGtRy0u4nNNfJkNx0C2bAdz3Cj+s181btyIxUAVfCoO3x5BXmrN14s8gbFMIhSdRQ4PekCOiKoShURX+K7Vzc6CB9AN9cAlvkuePB3QCU2sV2t1Gamnky5jaj00XcckyOWTZOIx/8mCDtkA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756646894; c=relaxed/simple; bh=MEVeAxVhndT/7Ap1qgmz1gUcPCdJBlzqawgLrzkMB+k=; h=From:To:Cc:In-Reply-To:References:Subject:Message-Id:Date: MIME-Version:Content-Type; b=Nl+6cE9NcrqMFXcbu7sqytmAh0QWrqSTYiFP67pshHZoXV2OXrMvLczUzAXBqrrfiJNAiqLVrLoRvAt3RV/8ouSjy0PUBEXu0zq+IB+WZh5Rg2j0anMtmhhS8Ab6EMhzUBzAM8qFH9WtkgdAk+VxV54rGdLNrxgL0sBpNoGKYFA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=N3t+JERb; arc=none smtp.client-ip=209.85.221.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="N3t+JERb" Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-3d323be1617so118379f8f.1 for ; Sun, 31 Aug 2025 06:28:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1756646891; x=1757251691; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:date:message-id:subject :references:in-reply-to:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=C174R2YaizzIOWtPzR0PtYRjLpsIdj5ksrAYTRWCGTw=; b=N3t+JERbTGuRAAyVCqxfce6CgTvhdneUFodRUq2lDvdaQwJRwKYIFujw4LOuBqFgQk fVKtgr+WVqXsbv/47c9Q8HxfY8JLcJiKtT22VbLiKHqoaRjXpgLA/5umHaW0E0bO3GA9 hQYnMtbvyFpv1AsF1akwcDcsBWTW9BL4P/9/sAxFYgGE2zed5LVTUIO6n9d6wCqlnUq5 rfKBaZD1j3OzJtqFtdkDk0e1vkMKbjdT9R5oQSYALmvP8CQyaxyQkeeUqU8l0+nA+8H1 y1X5nbVqU9dKQHWV4K7uVuZ5sM0bY8KXf0DK7vPq/uvfOPwNsvn+jtXxgD0Ls7a/E6wL +8MQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756646891; x=1757251691; h=content-transfer-encoding:mime-version:date:message-id:subject :references:in-reply-to:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=C174R2YaizzIOWtPzR0PtYRjLpsIdj5ksrAYTRWCGTw=; b=oIznQZJTDcDnP5VDVmTYHMx9Z2bm3l971uGdlQBapSSoAJYMz+Bo+wfkuSEs2pqacg lLilHqpbgjESIdXLJKl8cKLyxU+7D1zxAlZetj8YXHEbdPp8o5XY3D/f8pFEoqueVW4U jg6lfepRd0tfBS48LjqFh1v9Egp0cJFNIBKKdG4ZLRxwCqBQ1PPo+g/E5rgcdb6/c8xU 8YdahI+4lloMlm9KY9Lp1QIRz0BYmbMPV9/ql8/4bC65DpwPOOKx0HnmihptHWVhF8k/ lIANUEzBs6RxTGSx1m9nIWUkAxA8z7KARDOPFPcCSM2IKU9S5XkbxTJEnbHeA4eI0fER 6kag== X-Forwarded-Encrypted: i=1; AJvYcCXaeKleZAj8iLj5NCTYYj9p/WjvwDLOkChWIldQ7bvNK928S5+WRhtjtSReALMMGPKAyax26hGt90Ge@vger.kernel.org X-Gm-Message-State: AOJu0YyAPCr5PC0qYYWIjBKnYLYQg0xgImOG+YkCGVHDjLn09uydCEV8 fcNRvWamzhy7f3ehb7mhfuZqxJaOTDAY4cPtwwh0VHsI/rdYawsp5lHW5xkHQO8R2Gk= X-Gm-Gg: ASbGnctqAeG/W942cF3Fz8Owxql558KX4DqXa+hicVg4GfFF7jftSaPBfIXegvcYTo1 gWhiSQ6SlgeSeMb6FiSnOiGUM6NFfSC1b9+srUwVjfyWeyY8QezYHQa8f/ld3vKCDfvQ6jGpwTo YezzBhelugNI5C7KgIV2CNg1ClKoElkxhgY92diBSJjtEBGA261YLCBluqKGzUkijTqrtCMIVcw uKn9iSZsiwPPPvjoLtj2xFnWtAuG7bNogE48txCJ2XhimyYTC4CEsSueUQ/2d06XkVyIAxtdY7A bjGXs5PlIFLiiplZg0FK+GbgEqNQphkhVs5sPcnfPNk49pTbZumlm2EFsekxAqaW5QOFPdapoFl jzOWSAS+5Xo0eAJdmC3p+PsC1xvHR8hWD6SHMW7U= X-Google-Smtp-Source: AGHT+IHkPBdwt6L3VH7t04bp7Le2oXr0tHCapltVXb93QgdyVU4QJ8bZvFGna7E4/zYnUQGrTwhkug== X-Received: by 2002:a05:600c:19c7:b0:456:1a00:c745 with SMTP id 5b1f17b1804b1-45b802c57dbmr32352025e9.3.1756646891177; Sun, 31 Aug 2025 06:28:11 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.123]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b87b3900dsm29956925e9.0.2025.08.31.06.28.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 31 Aug 2025 06:28:10 -0700 (PDT) From: Krzysztof Kozlowski To: jesper.nilsson@axis.com, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, krzk@kernel.org, s.nawrocki@samsung.com, cw00.choi@samsung.com, alim.akhtar@samsung.com, linus.walleij@linaro.org, tomasz.figa@gmail.com, catalin.marinas@arm.com, will@kernel.org, arnd@arndb.de, Ravi Patel Cc: ksk4725@coasia.com, kenkim@coasia.com, pjsin865@coasia.com, gwk1013@coasia.com, hgkim05@coasia.com, mingyoungbo@coasia.com, smn1196@coasia.com, pankaj.dubey@samsung.com, shradha.t@samsung.com, inbaraj.e@samsung.com, swathi.ks@samsung.com, hrishikesh.d@samsung.com, dj76.yang@samsung.com, hypmean.kim@samsung.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-arm-kernel@axis.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, soc@lists.linux.dev In-Reply-To: <20250825114436.46882-2-ravi.patel@samsung.com> References: <20250825114436.46882-1-ravi.patel@samsung.com> <20250825114436.46882-2-ravi.patel@samsung.com> Subject: Re: (subset) [PATCH v3 01/10] dt-bindings: clock: Add ARTPEC-8 clock controller Message-Id: <175664688891.195158.13270877080433356384.b4-ty@linaro.org> Date: Sun, 31 Aug 2025 15:28:08 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-Mailer: b4 0.14.2 On Mon, 25 Aug 2025 17:14:27 +0530, Ravi Patel wrote: > Add dt-schema for Axis ARTPEC-8 SoC clock controller. > > The Clock Management Unit (CMU) has a top-level block CMU_CMU > which generates clocks for other blocks. > > Add device-tree binding definitions for following CMU blocks: > - CMU_CMU > - CMU_BUS > - CMU_CORE > - CMU_CPUCL > - CMU_FSYS > - CMU_IMEM > - CMU_PERI > > [...] Applied, thanks! [01/10] dt-bindings: clock: Add ARTPEC-8 clock controller https://git.kernel.org/krzk/linux/c/91f98de42310c70f9a23595b3b20aa305717d955 Best regards, -- Krzysztof Kozlowski