From: Bjorn Andersson <andersson@kernel.org>
To: Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Brian Masney <bmasney@redhat.com>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
Konrad Dybcio <konradybcio@kernel.org>,
Kathiravan Thirumoorthy
<kathiravan.thirumoorthy@oss.qualcomm.com>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Subject: Re: (subset) [PATCH v3 0/4] Add minimal boot support for Qualcomm IPQ9650 SoC
Date: Tue, 12 May 2026 15:22:51 -0500 [thread overview]
Message-ID: <177861739385.1242344.3916465805957618648.b4-ty@kernel.org> (raw)
In-Reply-To: <20260507-ipq9650_boot_to_shell-v3-0-62742b49c991@oss.qualcomm.com>
On Thu, 07 May 2026 22:38:26 +0530, Kathiravan Thirumoorthy wrote:
> Qualcomm IPQ9650 is a networking SoC targeted at routers, gateways, and
> access points. This change adds minimal support required to boot the
> IPQ9650 RDP488 board.
>
> Compared to earlier IPQ SoCs, IPQ9650 features a heterogeneous CPU
> configuration with four Cortex-A55 cores and one Cortex-A78 core, a
> 2 MB shared L3 cache, SMMU support, IPCC, five PCIe Gen3 controllers,
> an integrated CDSP for task offloading, enhanced PPE capabilities,
> and DDR5 memory support.
>
> [...]
Applied, thanks!
[3/4] dt-bindings: qcom: add IPQ9650 boards
commit: 5bfa2c53c675610110c797e1f17c87ce25424407
[4/4] arm64: dts: qcom: add IPQ9650 SoC and rdp488 board support
commit: 8cef25a0044d3e7caef56a43bf316336fe39b5d8
Best regards,
--
Bjorn Andersson <andersson@kernel.org>
prev parent reply other threads:[~2026-05-12 20:23 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-07 17:08 [PATCH v3 0/4] Add minimal boot support for Qualcomm IPQ9650 SoC Kathiravan Thirumoorthy
2026-05-07 17:08 ` [PATCH v3 1/4] dt-bindings: clock: add Qualcomm IPQ9650 GCC Kathiravan Thirumoorthy
2026-05-07 17:08 ` [PATCH v3 2/4] clk: qcom: add Global Clock controller (GCC) driver for IPQ9650 SoC Kathiravan Thirumoorthy
2026-05-07 17:08 ` [PATCH v3 3/4] dt-bindings: qcom: add IPQ9650 boards Kathiravan Thirumoorthy
2026-05-07 17:08 ` [PATCH v3 4/4] arm64: dts: qcom: add IPQ9650 SoC and rdp488 board support Kathiravan Thirumoorthy
2026-05-12 20:22 ` Bjorn Andersson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=177861739385.1242344.3916465805957618648.b4-ty@kernel.org \
--to=andersson@kernel.org \
--cc=bmasney@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kathiravan.thirumoorthy@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=krzysztof.kozlowski@oss.qualcomm.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox