From: Bjorn Andersson <andersson@kernel.org>
To: Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Qiang Yu <qiang.yu@oss.qualcomm.com>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>,
Abel Vesa <abel.vesa@oss.qualcomm.com>
Subject: Re: (subset) [PATCH v10 0/5] Add QMP PCIe Multi-PHY support
Date: Mon, 31 Aug 2026 12:53:46 -0500 [thread overview]
Message-ID: <178819882985.1411250.10417297203313304130.b4-ty@kernel.org> (raw)
In-Reply-To: <20260825-glymur_linkmode_0826-v10-0-56ab597d77e4@oss.qualcomm.com>
On Tue, 25 Aug 2026 19:59:19 -0700, Qiang Yu wrote:
> Some QMP PCIe PHY hardware blocks can be configured through a link-mode
> register into different link topologies, such as a single wide link, or
> multiple independent narrower links (e.g. x8 or x4+x4 mode on the Glymur
> PCIe3 PHY).
>
> Earlier revisions tried to extend the existing single-instance
> phy-qcom-qmp-pcie.c driver to cover this hardware. That added a large
> amount of conditional, multi-PHY logic to a driver whose data model
> assumes one PHY per node.
>
> [...]
Applied, thanks!
[1/5] arm64: dts: qcom: glymur: Add PCIe3 PHY and PCIe3a controller nodes
commit: 7a147b572a22efb1404249f74d982ea386f59774
[2/5] arm64: dts: qcom: glymur-crd: Add PHY supplies for pcie3_phy
commit: 5d9046549e433257f7fcc5d59a9a449c8c11dd84
[3/5] arm64: dts: qcom: mahua: Replace pcie3a/pcie3_phy with dedicated pcie3b_phy
commit: f4526f9ee3146224d94907b38c712177d9c74df7
[4/5] arm64: dts: qcom: mahua-crd: Add PHY supplies for pcie3b_phy
commit: fd452641dfebc13da4a44ef5a0417e4480b0e0a3
Best regards,
--
Bjorn Andersson <andersson@kernel.org>
prev parent reply other threads:[~2026-08-31 17:54 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-26 2:59 [PATCH v10 0/5] Add QMP PCIe Multi-PHY support Qiang Yu
2026-08-26 2:59 ` [PATCH v10 1/5] arm64: dts: qcom: glymur: Add PCIe3 PHY and PCIe3a controller nodes Qiang Yu
2026-08-26 5:18 ` Abel Vesa
2026-08-26 2:59 ` [PATCH v10 2/5] arm64: dts: qcom: glymur-crd: Add PHY supplies for pcie3_phy Qiang Yu
2026-08-26 3:10 ` sashiko-bot
2026-08-26 2:59 ` [PATCH v10 3/5] arm64: dts: qcom: mahua: Replace pcie3a/pcie3_phy with dedicated pcie3b_phy Qiang Yu
2026-08-26 5:19 ` Abel Vesa
2026-08-26 2:59 ` [PATCH v10 4/5] arm64: dts: qcom: mahua-crd: Add PHY supplies for pcie3b_phy Qiang Yu
2026-08-26 5:19 ` Abel Vesa
2026-08-26 2:59 ` [PATCH v10 5/5] arm64: defconfig: Enable QMP PCIe Multi-PHY driver Qiang Yu
2026-08-26 8:11 ` Konrad Dybcio
2026-08-31 17:53 ` Bjorn Andersson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=178819882985.1411250.10417297203313304130.b4-ty@kernel.org \
--to=andersson@kernel.org \
--cc=abel.vesa@oss.qualcomm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@oss.qualcomm.com \
--cc=qiang.yu@oss.qualcomm.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox