From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Mrinmay Sarkar <quic_msarkar@quicinc.com>,
agross@kernel.org, andersson@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
konrad.dybcio@linaro.org, mani@kernel.org
Cc: quic_shazhuss@quicinc.com, quic_nitegupt@quicinc.com,
quic_ramkri@quicinc.com, quic_nayiluri@quicinc.com,
dmitry.baryshkov@linaro.org, robh@kernel.org,
quic_krichai@quicinc.com, quic_vbadigan@quicinc.com,
quic_parass@quicinc.com, "Bjorn Helgaas" <bhelgaas@google.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Kishon Vijay Abraham I" <kishon@kernel.org>,
"Vinod Koul" <vkoul@kernel.org>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
mhi@lists.linux.dev, linux-phy@lists.infradead.org
Subject: Re: [PATCH v3 1/5] dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC
Date: Thu, 19 Oct 2023 14:48:17 +0200 [thread overview]
Message-ID: <1917c764-9356-4f6e-94d6-1c8a92f4d6a5@linaro.org> (raw)
In-Reply-To: <1697715430-30820-2-git-send-email-quic_msarkar@quicinc.com>
On 19/10/2023 13:37, Mrinmay Sarkar wrote:
> Add devicetree bindings support for SA8775P SoC. It has DMA register
> space and dma interrupt to support HDMA.
>
> Signed-off-by: Mrinmay Sarkar <quic_msarkar@quicinc.com>
> ---
> .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 44 +++++++++++++++++++++-
> 1 file changed, 42 insertions(+), 2 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
> index a223ce0..7485248 100644
> --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
> +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml
> @@ -13,6 +13,7 @@ properties:
> compatible:
> oneOf:
> - enum:
> + - qcom,sa8775p-pcie-ep
> - qcom,sdx55-pcie-ep
> - qcom,sm8450-pcie-ep
> - items:
> @@ -20,6 +21,7 @@ properties:
> - const: qcom,sdx55-pcie-ep
>
> reg:
> + minItems: 6
> items:
> - description: Qualcomm-specific PARF configuration registers
> - description: DesignWare PCIe registers
> @@ -27,8 +29,10 @@ properties:
> - description: Address Translation Unit (ATU) registers
> - description: Memory region used to map remote RC address space
> - description: BAR memory region
> + - description: DMA register space
You need to constrain IO space in all other variants.
>
> reg-names:
> + minItems: 6
> items:
> - const: parf
> - const: dbi
> @@ -36,13 +40,14 @@ properties:
> - const: atu
> - const: addr_space
> - const: mmio
> + - const: dma
>
> clocks:
> - minItems: 7
> + minItems: 5
> maxItems: 8
>
> clock-names:
> - minItems: 7
> + minItems: 5
> maxItems: 8
>
> qcom,perst-regs:
> @@ -57,14 +62,18 @@ properties:
> - description: Perst separation enable offset
>
> interrupts:
> + minItems: 2
> items:
> - description: PCIe Global interrupt
> - description: PCIe Doorbell interrupt
> + - description: DMA interrupt
>
> interrupt-names:
> + minItems: 2
> items:
> - const: global
> - const: doorbell
> + - const: dma
You need to constrain interrupts in all other variants.
>
> reset-gpios:
> description: GPIO used as PERST# input signal
> @@ -173,6 +182,37 @@ allOf:
> - const: ddrss_sf_tbu
> - const: aggre_noc_axi
>
> + - if:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - qcom,sa8775p-pcie-ep
> + then:
> + properties:
> + reg:
> + minItems: 7
As well:
maxItems: 7
Otherwise any future update will for sure miss this and relax the reg.
> + reg-names:
> + minItems: 7
Ditto
> + clocks:
> + items:
> + - description: PCIe Auxiliary clock
> + - description: PCIe CFG AHB clock
> + - description: PCIe Master AXI clock
> + - description: PCIe Slave AXI clock
> + - description: PCIe Slave Q2A AXI clock
> + clock-names:
> + items:
> + - const: aux
> + - const: cfg
> + - const: bus_master
> + - const: bus_slave
> + - const: slave_q2a
> + interrupts:
> + minItems: 3
Ditto
> + interrupt-names:
> + minItems: 3
Ditto
> +
> unevaluatedProperties: false
>
> examples:
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-10-19 12:48 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-19 11:37 [PATCH v3 0/5] arm64: qcom: sa8775p: add support for EP PCIe Mrinmay Sarkar
2023-10-19 11:37 ` [PATCH v3 1/5] dt-bindings: PCI: qcom-ep: Add support for SA8775P SoC Mrinmay Sarkar
2023-10-19 12:48 ` Krzysztof Kozlowski [this message]
2023-10-19 11:37 ` [PATCH v3 2/5] PCI: qcom-ep: Add support for SA8775P SOC Mrinmay Sarkar
2023-10-25 7:53 ` Manivannan Sadhasivam
2023-10-26 5:38 ` Mrinmay Sarkar
2023-10-26 6:10 ` Manivannan Sadhasivam
2023-10-26 6:59 ` Mrinmay Sarkar
2023-10-27 12:31 ` Manivannan Sadhasivam
2023-10-19 11:37 ` [PATCH v3 3/5] phy: qcom-qmp-pcie: add endpoint support for sa8775p Mrinmay Sarkar
2023-10-19 13:11 ` Dmitry Baryshkov
2023-10-19 11:37 ` [PATCH v3 4/5] PCI: epf-mhi: Add support for SA8775P Mrinmay Sarkar
2023-10-25 7:56 ` Manivannan Sadhasivam
2023-10-26 5:30 ` Mrinmay Sarkar
2023-10-26 6:11 ` Manivannan Sadhasivam
2023-10-26 11:10 ` Konrad Dybcio
2023-10-26 11:34 ` Mrinmay Sarkar
2023-10-27 12:27 ` Manivannan Sadhasivam
2023-10-19 11:37 ` [PATCH v3 5/5] arm64: dts: qcom: sa8775p: Add ep pcie0 controller node Mrinmay Sarkar
2023-10-25 7:52 ` Manivannan Sadhasivam
2023-10-26 5:33 ` Mrinmay Sarkar
2023-10-26 6:07 ` Mrinmay Sarkar
2023-10-23 6:29 ` (subset) [PATCH v3 0/5] arm64: qcom: sa8775p: add support for EP PCIe Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1917c764-9356-4f6e-94d6-1c8a92f4d6a5@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=kishon@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=mhi@lists.linux.dev \
--cc=quic_krichai@quicinc.com \
--cc=quic_msarkar@quicinc.com \
--cc=quic_nayiluri@quicinc.com \
--cc=quic_nitegupt@quicinc.com \
--cc=quic_parass@quicinc.com \
--cc=quic_ramkri@quicinc.com \
--cc=quic_shazhuss@quicinc.com \
--cc=quic_vbadigan@quicinc.com \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).