From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9CC8328A1D5 for ; Wed, 8 Oct 2025 10:04:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759917896; cv=none; b=JEBAoYM8NE7CwALz/Ih2v79gt8OdBwOKp6adJIYxaN+sz+xCtxOPNgHw8s/4bmDR1YLBoTI6SN47/3ERIxNudnFQUNGwOxMMYalH184NSUGOQCgQGyID8VZ4E8vycByVhn6ztT5j5bYxCNofH/B3LPjBjnqAnE4e0mOEa4OdgDQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759917896; c=relaxed/simple; bh=4XxJdtsTqZl/7D7l/ZNAwdjtgFJn9LSjtG/b7mIZlYI=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=MqezrKaLVy3bQv+5OFe2l3bkiEP5rv6p4jxHwkHmDHwzt0GCst0sY/dQQ+9zgEUPa23fXAk5uyWZjnfHilQOnyEqhc3FVjhSI2b6FORlrTBpgLkcX34yr4Qi20y6ve+X3bvYguWFAPu2gjurqmrvZyDNBQckbvTwJVYftX51lCY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=M6+AV9lp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="M6+AV9lp" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59890MEd011494 for ; Wed, 8 Oct 2025 10:04:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= WY5c/4zmxkse8zO/jjJDr+KBk5pvA7tL5tyLdCm4lew=; b=M6+AV9lpMWbOcqt3 qjpBnBgUt3+kUBPMRX550vY10O0aukIcpELdeQNvPcMa6hu50DPTf6IVHpBmJcT+ GjnR3323XooBNylzLniaaikE0uzTgqKXZJYmevNo24pVhmoEJrbyUsli/NkbczSR Xzn5kzt1kG4fSfjzDVAnAThFTeglYuxKcW/VL2WLEqPuqpl08r4Hs5wZBjSumx6u 5QFIFiIKtxFGTUhkBuVyPR8XTJ3l4+cRl2mKBAh0aKzT2Dj0MXGhYea3iTmmk5G/ HQa+kOgIOc5lzvqmAZTewkS8xuMIOWJMbg3cPgnzBNwDfU7238zfeiyxshzx5/R9 wD72qw== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49mnkpvvr7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 08 Oct 2025 10:04:53 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-853f011da26so239771685a.0 for ; Wed, 08 Oct 2025 03:04:53 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759917892; x=1760522692; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=WY5c/4zmxkse8zO/jjJDr+KBk5pvA7tL5tyLdCm4lew=; b=g7FvWa+EDf3JLnPBqcaGL5qk9NmrXnJwSTFYiHcTVrmmQ2GWANd2YgSo+kNVxRZnoo K1rAUbFB8oFt8jySfzjvSak3jTMAjYuqnHa6K98+uEi4i6LCKqS50rv546OYm6vyvCll +BpNWZ7gbihjR5ZIyqvB8xBjWcCOGSX4UtZMmgK4SyLj9QB/7cCnmRac1fVxl/hRoxd5 8Fzz8Js2jVV5iZVP0ByTfcaDgyKAVIhkyhgp8iTifcyQs4i61wDvWdXOOqvFM4/JkzL2 Veeys1/TY0ABZWxcZrcObg/+rjf9UsKIvrnxP8yHCDJPoPD6IjJehy+8E7RsOjKSwmtf yijw== X-Forwarded-Encrypted: i=1; AJvYcCVx/Vc1u8f1LDZBsyPKSitA8F7G/pxS1RMeLl0Iof8rGMr18P65Ek5gXVlIsCriC9WTI96Ctf7w9FyL@vger.kernel.org X-Gm-Message-State: AOJu0Yy9+yfLxL4rD4uGKZrZRWc1YY7RHXlJ2ElNaG6Vq6C2igAePVUR gbYjESuFWueC0zLIyXG8FSWcgN0lBY5iZUYAi+BbcEvWgxT2devPTn05Hm441/Q+lE3bK6UWJO1 JBf5rNsoGGgyIf9d3V40pHCDaiZ2OyJTv+33m7+e+EhNwH7Y/V0BCvk92iHDH0hFc X-Gm-Gg: ASbGnctRvMN0rYCUYNTdQHUqUPGV79EKECtb4p400GlbAaTWXzv8Ao+jMi5yzQFklsM wzun2RAjEVQ5SXo8p4F+WFh+iLI21m2KC+35c06jv1j9SN4x2ykqWnBXiPWNWZ4Q9Q5/uBKqhIL vf46bYFv4EPIQvihNgaoL7ZVtSU2hm3QlJ26D1S7RvchrP3wiZNj9hO/67ThEnYT7lP7sFBu6xk CwO8LdkHMOZSJI8cR/2sNiMwxQbXAccPuJ6Nyb0IKn+2S4uHTa67bzKipmImrCEgujw0Ha9M/dF RBMswEeaFuzKjPEDpbWBZvTDs0eylnrbaVJXzv9cbty5DlQXrsJs6ea4nm/GFwPTrE3op7l2p3A gv+ztxg0VDbhJp6VSjGCp4o6iA6c= X-Received: by 2002:a05:620a:2681:b0:855:b82a:eba5 with SMTP id af79cd13be357-8834ff907a4mr267584285a.2.1759917892489; Wed, 08 Oct 2025 03:04:52 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHsrYk53kHAbHUIZarAeviZCZN3o96KECTh+dhZAtSwTLjkr+Lu3URbxUm9serLVoPCrHnkiw== X-Received: by 2002:a05:620a:2681:b0:855:b82a:eba5 with SMTP id af79cd13be357-8834ff907a4mr267579585a.2.1759917891846; Wed, 08 Oct 2025 03:04:51 -0700 (PDT) Received: from [192.168.149.223] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b486970b0c7sm1688116366b.57.2025.10.08.03.04.48 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 08 Oct 2025 03:04:50 -0700 (PDT) Message-ID: <1afcbf5c-f32a-4115-b2ed-583a10758045@oss.qualcomm.com> Date: Wed, 8 Oct 2025 12:04:47 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 2/4] arm64: dts: qcom: qcs8300: Add CCI definitions To: Vikram Sharma , bryan.odonoghue@linaro.org, mchehab@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, andersson@kernel.org, konradybcio@kernel.org, hverkuil-cisco@xs4all.nl, cros-qcom-dts-watchers@chromium.org, catalin.marinas@arm.com, will@kernel.org Cc: linux-arm-kernel@lists.infradead.org, quic_svankada@quicinc.com, linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Ravi Shankar , Vishal Verma References: <20250909114241.840842-1-quic_vikramsa@quicinc.com> <20250909114241.840842-3-quic_vikramsa@quicinc.com> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <20250909114241.840842-3-quic_vikramsa@quicinc.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-GUID: UiWuhj7wMSrBYCmPAvkTyRZbSlADHkMt X-Proofpoint-ORIG-GUID: UiWuhj7wMSrBYCmPAvkTyRZbSlADHkMt X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDA2MDE2OCBTYWx0ZWRfX22oBDFA+diAB SxzTVPRTP6GpdLnzWpAZ20PJJZHlIVHIz+8xyIuojIqg4X6YLgzNEWgFGryQMq9BdWe8G2xkll5 A2f6qVbck3/FFm2V+48heHCTs44O0imqBwrBqKHAT+KVAv/loFdAEvTK6O3DqTalqD6icfleBzZ sLy4BN+S2k5J8zr9PM7yJx515wquQ1jrymKkneeRfTasYJiC0YH4Jnkw7VVy6d9dhamnLHpFR/+ ntVqGh0abgSyE7hX0ADVix5z2fQFE5x1DJT3Xz1qhUXcvP0L6bxGqenAhF/oPJ/nROVO6UxMt5W EIFIQhneMxNLz7tW81xXXVpOYRjk7k+6f7FXdr+bSQ6ne7+0jS4FpKxaB8WKBigTFmkJCkXwygZ o1KPOXckYBXOOqinBMs3vb/VAoVRuA== X-Authority-Analysis: v=2.4 cv=BuCQAIX5 c=1 sm=1 tr=0 ts=68e63745 cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=FpWmc02/iXfjRdCD7H54yg==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=COk6AnOGAAAA:8 a=prks0494CB43s1mVRQUA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-08_03,2025-10-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 adultscore=0 priorityscore=1501 phishscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2509150000 definitions=main-2510060168 On 9/9/25 1:42 PM, Vikram Sharma wrote: > From: Nihal Kumar Gupta > > Add support for three Camera Control Interface (CCI) controllers > on the Qualcomm QCS8300 SoC. Configure clocks, power domains, > pinctrl states and two I2C buses (i2c0, i2c1) with 1 MHz frequency. > Nodes are added in a disabled state by default. > > Co-developed-by: Ravi Shankar > Signed-off-by: Ravi Shankar > Co-developed-by: Vishal Verma > Signed-off-by: Vishal Verma > Co-developed-by: Suresh Vankadara > Signed-off-by: Suresh Vankadara > Signed-off-by: Nihal Kumar Gupta > Signed-off-by: Vikram Sharma > --- > arch/arm64/boot/dts/qcom/qcs8300.dtsi | 309 ++++++++++++++++++++++++++ > 1 file changed, 309 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi > index a248e269d72d..a69719e291ea 100644 > --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi > +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi > @@ -4681,6 +4681,123 @@ videocc: clock-controller@abf0000 { > #power-domain-cells = <1>; > }; > > + cci0: cci@ac13000 { > + compatible = "qcom,qcs8300-cci", "qcom,msm8996-cci"; > + reg = <0x0 0x0ac13000 0x0 0x1000>; > + > + interrupts = ; > + > + clocks = <&camcc CAM_CC_CAMNOC_AXI_CLK>, > + <&camcc CAM_CC_CPAS_AHB_CLK>, Does CCI really require all three of these clocks? AXI turned out not to be necessary on at least some platforms Konrad