From: Tony Lindgren <tony@atomide.com>
To: "AnilKumar, Chimata" <anilkumar@ti.com>
Cc: "Ujfalusi, Peter" <peter.ujfalusi@ti.com>,
"linux-omap@vger.kernel.org" <linux-omap@vger.kernel.org>,
"Cousson, Benoit" <b-cousson@ti.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"devicetree-discuss@lists.ozlabs.org"
<devicetree-discuss@lists.ozlabs.org>,
"grant.likely@secretlab.ca" <grant.likely@secretlab.ca>
Subject: Re: [PATCH RESEND v2 1/2] arm/dts: Add AM33XX basic pinctrl support
Date: Tue, 7 Aug 2012 00:43:48 -0700 [thread overview]
Message-ID: <20120807074348.GQ11011@atomide.com> (raw)
In-Reply-To: <331ABD5ECB02734CA317220B2BBEABC13EA06E4B@DBDE01.ent.ti.com>
* AnilKumar, Chimata <anilkumar@ti.com> [120731 06:37]:
> Hi Peter,
>
> On Fri, Jul 27, 2012 at 14:40:52, Ujfalusi, Peter wrote:
> > Hi,
> >
> > On 07/24/2012 06:45 PM, AnilKumar Ch wrote:
> > > Adds basic pinctrl support for AM33XX family of devices. This patch
> > > is based on the pinctrl-simple driver submitted by Tony Lindgren's
> > > here: http://lwn.net/Articles/496075/
> > >
> > > Signed-off-by: AnilKumar Ch <anilkumar@ti.com>
> > > ---
> > > arch/arm/boot/dts/am33xx.dtsi | 9 +++++++++
> > > 1 file changed, 9 insertions(+)
> > >
> > > diff --git a/arch/arm/boot/dts/am33xx.dtsi b/arch/arm/boot/dts/am33xx.dtsi
> > > index 59509c4..9b974dc 100644
> > > --- a/arch/arm/boot/dts/am33xx.dtsi
> > > +++ b/arch/arm/boot/dts/am33xx.dtsi
> > > @@ -40,6 +40,15 @@
> > > };
> > > };
> > >
> > > + am3358_pinmux: pinmux@44E10800 {
> > > + compatible = "pinctrl-single";
> > > + reg = <0x44E10800 0x0338>;
> >
> > I'm just curious about the size here: how it ended up as 0x0338?
> > While looking at the TRM of AM335x I can come up with 0x0238 (0x44e10800 -
> > 0x44e10a38), but I don't see any sings of the remaining 0x0100 to be
> > documented at least.
>
> No, pinmux registers are available till 0x44E10B38, look at AM335x latest TRM
> or pinmux utility (we cannot find the exact offsets but pins we can find after
> 0x0A38, conf_ddr_resetn) at http://www.ti.com/tool/pinmuxtool
If you have a hole inbetween the registers it sounds like you also have core and
wkup domains? In that case those should be set up as separate controllers as other
SCM registers may be inbetween those domains.
Tony
next prev parent reply other threads:[~2012-08-07 7:43 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-07-24 15:45 [PATCH v3 0/2] Add pinctrl support to AM33XX family of devices AnilKumar Ch
2012-07-24 15:45 ` [PATCH RESEND v2 1/2] arm/dts: Add AM33XX basic pinctrl support AnilKumar Ch
2012-07-27 9:10 ` Peter Ujfalusi
2012-07-31 13:37 ` AnilKumar, Chimata
2012-08-07 7:43 ` Tony Lindgren [this message]
2012-08-07 8:50 ` AnilKumar, Chimata
2012-08-08 12:05 ` Peter Ujfalusi
2012-08-13 4:33 ` AnilKumar, Chimata
2012-07-24 15:45 ` [PATCH v3 2/2] arm/dts: Configure pinmuxs for user leds control on Bone AnilKumar Ch
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20120807074348.GQ11011@atomide.com \
--to=tony@atomide.com \
--cc=anilkumar@ti.com \
--cc=b-cousson@ti.com \
--cc=devicetree-discuss@lists.ozlabs.org \
--cc=grant.likely@secretlab.ca \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-omap@vger.kernel.org \
--cc=peter.ujfalusi@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).