From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Will Deacon <will.deacon@arm.com>
Cc: Nicolas Pitre <nicolas.pitre@linaro.org>,
Jon Medhurst <tixy@linaro.org>,
Dave Martin <dave.martin@linaro.org>,
Benjamin Herrenschmidt <benh@kernel.crashing.org>,
Andrew Lunn <andrew@lunn.ch>, Tony Lindgren <tony@atomide.com>,
Catalin Marinas <Catalin.Marinas@arm.com>,
Linus Walleij <linus.walleij@linaro.org>,
Sekhar Nori <nsekhar@ti.com>,
Grant Likely <grant.likely@secretlab.ca>,
Mark Rutland <Mark.Rutland@arm.com>,
Lennert Buytenhek <kernel@wantstofly.org>,
Kukjin Kim <kgene.kim@samsung.com>,
Russell King <linux@arm.linux.org.uk>,
Magnus Damm <magnus.damm@gmail.com>,
Viresh Kumar <viresh.kumar@linaro.org>,
David Brown <davidb@codeaurora.org>,
Dinh Nguyen <dinguyen@altera.com>, Arnd Bergmann <arnd@arndb.de>,
Stephen Warren <swarren@wwwdotorg.org>,
Nicolas Ferre <nicolas.ferre@atmel.com>,
"devicetree-discuss@lists.ozlabs.org"
<devicetree-discuss@lists.ozlabs.org>, rob.
Subject: Re: [RFC PATCH v2 00/13] ARM: DT cpu bindings updates
Date: Tue, 23 Apr 2013 10:34:49 +0100 [thread overview]
Message-ID: <20130423093449.GD22946@e102568-lin.cambridge.arm.com> (raw)
In-Reply-To: <20130423090942.GA17593@mudshark.cambridge.arm.com>
On Tue, Apr 23, 2013 at 10:09:43AM +0100, Will Deacon wrote:
> Hi Lorenzo,
>
> On Mon, Apr 22, 2013 at 08:18:41PM +0100, Arnd Bergmann wrote:
> > On Monday 22 April 2013, Lorenzo Pieralisi wrote:
> > > > Thoughts? I notice Catalin has some patches queued for arm64 which
> > > > unconditionally use of_property_read_u64, but I have a patch to honour the
> > > > #address-cells property instead.
> > >
> > > Basically you want me to rule out passing a dtb with cpus node having
> > > #address-cells == 2 to a 32-bit kernel, correct ? Or put it another way:
>
> No, I'm not proposing that! I don't see why we couldn't make the same change
> for 32-bit kernels and honour the address-cells field there too.
Ok, that was a misunderstanding. I do honour the address-cells field in
the arm32 kernel, but there is code that does not and must be fixed (or
removed, I have to knock together an RFC to do that or ping the authors
and let them do it).
> > > - a 32-bit kernel must always get passed a dtb with cpus node
> > > #address-cells == 1.
> >
> > Why that? For other registers, we allow leading zeroes. This is
> > already required for MMIO registers on LPAE capable machines.
>
> Indeed, we should probably allow any old #address-cells and parse the reg
> property accordingly. Of course, if any bits above bit 31 are non-zero, then
> we should complain loudly on an AArch32 system.
That's what I do, but again there is code that does not check that and
honestly what I would like to do is parsing the reg property once for
all at cpu_logical_map init time to avoid reg property parsing proliferation
in the kernel.
> > > If the system is ARMv8 with CPUs having
> > > MPIDR_EL1[63:32] != 0x0, well, running 32-bit kernel on it is not
> > > the safest thing to do anyway.
> >
> > I would assume the hypervisor to provide a virtual MPIDR_EL1 for
> > a 32 bit kernel in that case.
>
> Correct, but that doesn't help with the bare-metal/host case (where we will
> need to scream, as described above).
>
> Also, when I mentioned the mpidr check, I was just referring to the boot
> CPU -- you're right about the secondaries.
Ok, that's agreed.
Thanks,
Lorenzo
prev parent reply other threads:[~2013-04-23 9:34 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-04-22 15:27 [RFC PATCH v2 00/13] ARM: DT cpu bindings updates Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 01/13] ARM: DT: kernel: move temporary cpu map stack array to static data Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 02/13] ARM: mach-mv78xx0: cpus/cpu node dts updates Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 04/13] ARM: mach-exynos: cpus/cpu nodes " Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 05/13] ARM: mach-imx: " Lorenzo Pieralisi
[not found] ` <1366644455-16550-6-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
2013-04-23 7:34 ` Shawn Guo
[not found] ` <1366644455-16550-1-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
2013-04-22 15:27 ` [RFC PATCH v2 03/13] ARM: mach-at91: cpus/cpu node " Lorenzo Pieralisi
2013-04-22 15:48 ` Nicolas Ferre
[not found] ` <1366644455-16550-4-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
2013-04-23 13:11 ` Rob Herring
[not found] ` <51768892.7060807-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2013-04-23 13:25 ` Jean-Christophe PLAGNIOL-VILLARD
2013-04-23 13:53 ` Lorenzo Pieralisi
2013-04-23 19:52 ` Jean-Christophe PLAGNIOL-VILLARD
[not found] ` <20130423195259.GJ4998-RQcB7r2h9QmfDR2tN2SG5Ni2O/JbrIOy@public.gmane.org>
2013-04-24 9:29 ` Lorenzo Pieralisi
2013-04-24 12:45 ` Jean-Christophe PLAGNIOL-VILLARD
2013-04-22 15:27 ` [RFC PATCH v2 06/13] ARM: mach-lpc32xx: cpus/cpu nodes " Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 07/13] ARM: mach-omap2: " Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 08/13] ARM: mach-picoxcell: " Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 09/13] ARM: mach-shmobile: " Lorenzo Pieralisi
2013-04-23 1:55 ` Simon Horman
2013-04-22 15:27 ` [RFC PATCH v2 10/13] ARM: mach-spear: " Lorenzo Pieralisi
2013-04-23 6:18 ` Viresh Kumar
2013-04-22 15:27 ` [RFC PATCH v2 11/13] ARM: mach-sunxi: " Lorenzo Pieralisi
[not found] ` <1366644455-16550-12-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
2013-04-24 7:15 ` Maxime Ripard
2013-04-22 15:27 ` [RFC PATCH v2 12/13] ARM: mach-vt8500: " Lorenzo Pieralisi
[not found] ` <1366644455-16550-13-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
2013-04-23 2:13 ` Tony Prisk
2013-04-23 2:20 ` Tony Prisk
[not found] ` <5175EFFE.7020903-ci5G2KO2hbZ+pU9mqzGVBQ@public.gmane.org>
2013-04-23 9:16 ` Lorenzo Pieralisi
2013-04-23 9:15 ` Lorenzo Pieralisi
2013-04-23 2:43 ` Tony Prisk
2013-04-23 9:26 ` Lorenzo Pieralisi
2013-04-22 15:27 ` [RFC PATCH v2 13/13] ARM: DT: kernel: DT cpu node bindings update Lorenzo Pieralisi
[not found] ` <1366644455-16550-14-git-send-email-lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>
2013-04-23 2:46 ` Tony Prisk
2013-05-02 18:31 ` Stephen Warren
[not found] ` <5182B0E9.3090006-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2013-05-03 9:15 ` Lorenzo Pieralisi
2013-04-22 16:41 ` [RFC PATCH v2 00/13] ARM: DT cpu bindings updates Will Deacon
[not found] ` <20130422164112.GB3076-MRww78TxoiP5vMa5CHWGZ34zcgK1vI+I0E9HWUfgJXw@public.gmane.org>
2013-04-22 18:00 ` Lorenzo Pieralisi
2013-04-22 19:18 ` Arnd Bergmann
[not found] ` <201304222118.41262.arnd-r2nGTMty4D4@public.gmane.org>
2013-04-23 9:09 ` Will Deacon
2013-04-23 9:34 ` Lorenzo Pieralisi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20130423093449.GD22946@e102568-lin.cambridge.arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=Catalin.Marinas@arm.com \
--cc=Mark.Rutland@arm.com \
--cc=andrew@lunn.ch \
--cc=arnd@arndb.de \
--cc=benh@kernel.crashing.org \
--cc=dave.martin@linaro.org \
--cc=davidb@codeaurora.org \
--cc=devicetree-discuss@lists.ozlabs.org \
--cc=dinguyen@altera.com \
--cc=grant.likely@secretlab.ca \
--cc=kernel@wantstofly.org \
--cc=kgene.kim@samsung.com \
--cc=linus.walleij@linaro.org \
--cc=linux@arm.linux.org.uk \
--cc=magnus.damm@gmail.com \
--cc=nicolas.ferre@atmel.com \
--cc=nicolas.pitre@linaro.org \
--cc=nsekhar@ti.com \
--cc=swarren@wwwdotorg.org \
--cc=tixy@linaro.org \
--cc=tony@atomide.com \
--cc=viresh.kumar@linaro.org \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).