* [PATCH] ARM: ux500: cut chip-select GPIOs from SSP device
@ 2013-05-29 17:32 Linus Walleij
[not found] ` <1369848742-10451-1-git-send-email-linus.walleij-0IS4wlFg1OjSUeElwK9/Pw@public.gmane.org>
0 siblings, 1 reply; 2+ messages in thread
From: Linus Walleij @ 2013-05-29 17:32 UTC (permalink / raw)
To: linux-arm-kernel
Cc: devicetree-discuss, Gabriel Fernandez, Lee Jones, Linus Walleij
From: Linus Walleij <linus.walleij@linaro.org>
What GPIO pin is used with which device on the SSP/SPI bus
is as board-specific as it gets, so it does not belong here
in the core SoC file, and it is disabled so it doesn't hurt
to delete this.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
arch/arm/boot/dts/dbx5x0.dtsi | 5 -----
1 file changed, 5 deletions(-)
diff --git a/arch/arm/boot/dts/dbx5x0.dtsi b/arch/arm/boot/dts/dbx5x0.dtsi
index b4b542b..12f36d4 100644
--- a/arch/arm/boot/dts/dbx5x0.dtsi
+++ b/arch/arm/boot/dts/dbx5x0.dtsi
@@ -589,11 +589,6 @@
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
-
- // Add one of these for each child device
- cs-gpios = <&gpio0 31 0x4 &gpio4 14 0x4 &gpio4 16 0x4
- &gpio6 22 0x4 &gpio7 0 0x4>;
-
};
uart@80120000 {
--
1.7.11.3
^ permalink raw reply related [flat|nested] 2+ messages in thread
end of thread, other threads:[~2013-05-29 19:08 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2013-05-29 17:32 [PATCH] ARM: ux500: cut chip-select GPIOs from SSP device Linus Walleij
[not found] ` <1369848742-10451-1-git-send-email-linus.walleij-0IS4wlFg1OjSUeElwK9/Pw@public.gmane.org>
2013-05-29 19:08 ` Lee Jones
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).