From: Maxime Ripard <maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
To: oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org
Cc: tj-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
grant.likely-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org,
ob.herring-bsGFqQB8/DxBDgjK7y7TUQ@public.gmane.org,
linux-ide-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
dev-3kdeTeqwOZ9EV1b7eY7vFQ@public.gmane.org,
ijc-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org,
hdegoede-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org,
oliver+list-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org
Subject: Re: [PATCH 3/3] ARM: sunxi: dts: Add ahci support to a few A10 and A20 boards
Date: Fri, 6 Dec 2013 19:33:39 +0100 [thread overview]
Message-ID: <20131206183339.GG24519@lukather> (raw)
In-Reply-To: <1386159055-10264-4-git-send-email-oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
[-- Attachment #1: Type: text/plain, Size: 7665 bytes --]
Hi Oliver,
On Wed, Dec 04, 2013 at 01:10:55PM +0100, oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org wrote:
> From: Oliver Schinagl <oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
>
> This patch adds sunxi sata support to A10 and A20 boards that have such
> a connector. Some boards also feature a regulator via a GPIO and support
> for this is also added.
>
> Signed-off-by: Olliver Schinagl <oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
Your git setup seems to be pretty uncertain about how your first name is spelled :)
> ---
> arch/arm/boot/dts/sun4i-a10-cubieboard.dts | 26 +++++++++++++++++++++++++
> arch/arm/boot/dts/sun4i-a10.dtsi | 9 +++++++++
> arch/arm/boot/dts/sun7i-a20-cubieboard2.dts | 26 +++++++++++++++++++++++++
> arch/arm/boot/dts/sun7i-a20-cubietruck.dts | 26 +++++++++++++++++++++++++
> arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts | 26 +++++++++++++++++++++++++
> arch/arm/boot/dts/sun7i-a20.dtsi | 9 +++++++++
> 6 files changed, 122 insertions(+)
Could you split this into several patches please?
At least one per SoC.
> diff --git a/arch/arm/boot/dts/sun4i-a10-cubieboard.dts b/arch/arm/boot/dts/sun4i-a10-cubieboard.dts
> index 425a7db..b620084 100644
> --- a/arch/arm/boot/dts/sun4i-a10-cubieboard.dts
> +++ b/arch/arm/boot/dts/sun4i-a10-cubieboard.dts
> @@ -42,7 +42,18 @@
> };
> };
>
> + sata: ahci@01c18000 {
> + pwr-supply = <®_ahci_5v>;
> + status = "okay";
> + };
> +
> pinctrl@01c20800 {
> + ahci_pwr_pin: ahci_pwr_pin@0 {
Please prefix it with name of the board.
> + allwinner,pins = "PB8";
> + allwinner,function = "gpio_out";
> + allwinner,driver = <0>;
> + allwinner,pull = <0>;
> + };
Please add a newline here.
> led_pins_cubieboard: led_pins@0 {
> allwinner,pins = "PH20", "PH21";
> allwinner,function = "gpio_out";
> @@ -86,4 +97,19 @@
> linux,default-trigger = "heartbeat";
> };
> };
> +
> + regulators {
> + compatible = "simple-bus";
> + pinctrl-names = "default";
> +
> + reg_ahci_5v: ahci-5v {
> + compatible = "regulator-fixed";
> + regulator-name = "ahci-5v";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + pinctrl-0 = <&ahci_pwr_pin>;
> + gpio = <&pio 1 8 0>;
> + enable-active-high;
> + };
> + };
> };
> diff --git a/arch/arm/boot/dts/sun4i-a10.dtsi b/arch/arm/boot/dts/sun4i-a10.dtsi
> index 4dccdb0..53c6cdb 100644
> --- a/arch/arm/boot/dts/sun4i-a10.dtsi
> +++ b/arch/arm/boot/dts/sun4i-a10.dtsi
> @@ -306,6 +306,15 @@
> #size-cells = <0>;
> };
>
> + sata: ahci@01c18000 {
> + compatible = "allwinner,sun4i-a10-ahci";
Please use sun4i-ahci for consistency.
> + reg = <0x01c18000 0x1000>;
> + interrupts = <0 56 1>;
The interrupt here doesn't seem right. Is it actually working at all?
> + clocks = <&ahb_gates 25>, <&pll6 0>;
> + clock-names = "ahb_sata", "pll6_sata";
> + status = "disabled";
> + };
> +
> intc: interrupt-controller@01c20400 {
> compatible = "allwinner,sun4i-ic";
> reg = <0x01c20400 0x400>;
> diff --git a/arch/arm/boot/dts/sun7i-a20-cubieboard2.dts b/arch/arm/boot/dts/sun7i-a20-cubieboard2.dts
> index 5c51cb8..99c5e78 100644
> --- a/arch/arm/boot/dts/sun7i-a20-cubieboard2.dts
> +++ b/arch/arm/boot/dts/sun7i-a20-cubieboard2.dts
> @@ -34,7 +34,18 @@
> };
> };
>
> + sata: ahci@01c18000 {
> + pwr-supply = <®_ahci_5v>;
> + status = "okay";
> + };
> +
> pinctrl@01c20800 {
> + ahci_pwr_pin: ahci_pwr_pin@0 {
> + allwinner,pins = "PB8";
> + allwinner,function = "gpio_out";
> + allwinner,drive = <0>;
> + allwinner,pull = <0>;
> + };
Please add a newline here.
> led_pins_cubieboard2: led_pins@0 {
> allwinner,pins = "PH20", "PH21";
> allwinner,function = "gpio_out";
> @@ -77,4 +88,19 @@
> gpios = <&pio 7 20 0>;
> };
> };
> +
> + regulators {
> + compatible = "simple-bus";
> + pinctrl-names = "default";
> +
> + reg_ahci_5v: ahci-5v {
> + compatible = "regulator-fixed";
> + regulator-name = "ahci-5v";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + pinctrl-0 = <&ahci_pwr_pin>;
> + gpio = <&pio 1 8 0>;
> + enable-active-high;
> + };
> + };
> };
> diff --git a/arch/arm/boot/dts/sun7i-a20-cubietruck.dts b/arch/arm/boot/dts/sun7i-a20-cubietruck.dts
> index 8a1009d..19af23e 100644
> --- a/arch/arm/boot/dts/sun7i-a20-cubietruck.dts
> +++ b/arch/arm/boot/dts/sun7i-a20-cubietruck.dts
> @@ -19,7 +19,18 @@
> compatible = "cubietech,cubietruck", "allwinner,sun7i-a20";
>
> soc@01c00000 {
> + sata: ahci@01c18000 {
> + pwr-supply = <®_ahci_5v>;
> + status = "okay";
> + };
> +
> pinctrl@01c20800 {
> + ahci_pwr_pin: ahci_pwr_pin@0 {
> + allwinner,pins = "PH12";
> + allwinner,function = "gpio_out";
> + allwinner,driver = <0>;
> + allwinner,pull = <0>;
> + };
Please add a newline here.
> led_pins_cubietruck: led_pins@0 {
> allwinner,pins = "PH7", "PH11", "PH20", "PH21";
> allwinner,function = "gpio_out";
> @@ -60,4 +71,19 @@
> gpios = <&pio 7 7 0>;
> };
> };
> +
> + regulators {
> + compatible = "simple-bus";
> + pinctrl-names = "default";
> +
> + reg_ahci_5v: ahci-5v {
> + compatible = "regulator-fixed";
> + regulator-name = "ahci-5v";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + pinctrl-0 = <&ahci_pwr_pin>;
> + gpio = <&pio 7 12 0>;
> + enable-active-high;
> + };
> + };
> };
> diff --git a/arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts b/arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts
> index ead3013..23ed708 100644
> --- a/arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts
> +++ b/arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts
> @@ -34,7 +34,19 @@
> };
> };
>
> + sata: ahci@01c18000 {
> + pwr-supply = <®_ahci_5v>;
> + status = "okay";
> + };
> +
> pinctrl@01c20800 {
> + ahci_pwr_pin: ahci_pwr_pin@0 {
> + allwinner,pins = "PB8";
> + allwinner,function = "gpio_out";
> + allwinner,drive = <0>;
> + allwinner,pull = <0>;
> + };
> +
> led_pins_olinuxino: led_pins@0 {
> allwinner,pins = "PH2";
> allwinner,function = "gpio_out";
> @@ -91,4 +103,18 @@
> default-state = "on";
> };
> };
> +
> + regulators {
> + compatible = "simple-bus";
> +
> + reg_ahci_5v: ahci-5v {
> + compatible = "regulator-fixed";
> + regulator-name = "ahci-5v";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + pinctrl-0 = <&ahci_pwr_pin>;
> + gpio = <&pio 1 8 0>;
> + enable-active-high;
> + };
> + };
> };
> diff --git a/arch/arm/boot/dts/sun7i-a20.dtsi b/arch/arm/boot/dts/sun7i-a20.dtsi
> index 0552a64..b72c69e 100644
> --- a/arch/arm/boot/dts/sun7i-a20.dtsi
> +++ b/arch/arm/boot/dts/sun7i-a20.dtsi
> @@ -368,6 +368,15 @@
> };
> };
>
> + sata: ahci@01c18000 {
> + compatible = "allwinner,sun4i-a10-ahci";
> + reg = <0x01c18000 0x1000>;
> + interrupts = <0 56 1>;
> + clocks = <&ahb_gates 25>, <&pll6 0>;
> + clock-names = "ahb_sata", "pll6_sata";
> + status = "disabled";
> + };
> +
> timer@01c20c00 {
> compatible = "allwinner,sun4i-timer";
> reg = <0x01c20c00 0x90>;
> --
> 1.8.3.2
>
Thanks,
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
[-- Attachment #2: Digital signature --]
[-- Type: application/pgp-signature, Size: 836 bytes --]
next prev parent reply other threads:[~2013-12-06 18:33 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-12-04 12:10 [PATCH 0/3] AHCI: sunxi: Add sunxi AHCI driver oliver-dxLnbx3+1qmEVqv0pETR8A
[not found] ` <1386159055-10264-1-git-send-email-oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-04 12:10 ` [PATCH 1/3] RFC: AHCI: libahci is missing DMA oliver-dxLnbx3+1qmEVqv0pETR8A
2013-12-04 12:32 ` Tejun Heo
[not found] ` <20131204123234.GC3158-Gd/HAXX7CRxy/B6EtB590w@public.gmane.org>
2013-12-04 12:36 ` Oliver Schinagl
2013-12-04 12:47 ` Sergei Shtylyov
[not found] ` <529F2463.8080907-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2013-12-04 13:09 ` Oliver Schinagl
2013-12-04 12:10 ` [PATCH 2/3] ARM: sunxi: Add an ahci-platform compatible AHCI driver for the Allwinner SUNXi series of SoCs oliver-dxLnbx3+1qmEVqv0pETR8A
[not found] ` <1386159055-10264-3-git-send-email-oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-04 12:26 ` Mark Rutland
[not found] ` <20131204122602.GN16025-NuALmloUBlrZROr8t4l/smS4ubULX0JqMm0uRHvK7Nw@public.gmane.org>
2013-12-04 12:49 ` Oliver Schinagl
2013-12-04 12:37 ` Tejun Heo
[not found] ` <20131204123708.GD3158-Gd/HAXX7CRxy/B6EtB590w@public.gmane.org>
2013-12-04 12:56 ` Oliver Schinagl
[not found] ` <529F2677.3070208-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-04 13:14 ` Tejun Heo
[not found] ` <20131204131402.GG3158-Gd/HAXX7CRxy/B6EtB590w@public.gmane.org>
2013-12-04 13:16 ` Olliver Schinagl
[not found] ` <529F2B41.8090009-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-04 13:23 ` Tejun Heo
2013-12-06 9:01 ` Thomas Petazzoni
2013-12-06 9:12 ` Oliver Schinagl
[not found] ` <52A19502.1090409-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-06 9:18 ` Thomas Petazzoni
2013-12-15 19:00 ` Hans de Goede
2013-12-15 19:04 ` Tejun Heo
2013-12-16 6:21 ` Oliver Schinagl
2013-12-06 11:06 ` Hans de Goede
[not found] ` <20131204132312.GH3158-Gd/HAXX7CRxy/B6EtB590w@public.gmane.org>
2013-12-11 14:51 ` Olliver Schinagl
2013-12-12 6:40 ` Shawn Guo
2013-12-12 8:47 ` Olliver Schinagl
2013-12-04 12:10 ` [PATCH 3/3] ARM: sunxi: dts: Add ahci support to a few A10 and A20 boards oliver-dxLnbx3+1qmEVqv0pETR8A
[not found] ` <1386159055-10264-4-git-send-email-oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-06 18:33 ` Maxime Ripard [this message]
2013-12-07 11:47 ` Olliver Schinagl
[not found] ` <52A30ADB.7090106-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org>
2013-12-07 13:11 ` Michal Suchanek
2013-12-09 19:16 ` Maxime Ripard
2013-12-04 12:14 ` [PATCH 0/3] AHCI: sunxi: Add sunxi AHCI driver Olliver Schinagl
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20131206183339.GG24519@lukather \
--to=maxime.ripard-wi1+55scjutkeb57/3fjtnbpr1lh4cv8@public.gmane.org \
--cc=dev-3kdeTeqwOZ9EV1b7eY7vFQ@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=grant.likely-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \
--cc=hdegoede-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org \
--cc=ijc-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org \
--cc=linux-ide-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org \
--cc=ob.herring-bsGFqQB8/DxBDgjK7y7TUQ@public.gmane.org \
--cc=oliver+list-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org \
--cc=oliver-dxLnbx3+1qmEVqv0pETR8A@public.gmane.org \
--cc=tj-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).