* [PATCH RESEND] coresight-stm: Bindings for System Trace Macrocell
@ 2015-02-26 16:14 Mathieu Poirier
2015-02-26 22:08 ` Rob Herring
[not found] ` <1424967258-28573-1-git-send-email-mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
0 siblings, 2 replies; 3+ messages in thread
From: Mathieu Poirier @ 2015-02-26 16:14 UTC (permalink / raw)
To: robh+dt-DgEjT+Ai2ygdnm+yROfE0A, pawel.moll-5wv7dgnIgG8,
mark.rutland-5wv7dgnIgG8, ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg,
galak-sgV2jX0FEOL9JmXXK+q4OQ
Cc: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r,
devicetree-u79uwXL29TY76Z2rM5mHXA,
linux-kernel-u79uwXL29TY76Z2rM5mHXA,
zhang.chunyan-QSEj5FYQhm4dnm+yROfE0A,
kaixu.xia-QSEj5FYQhm4dnm+yROfE0A
The System Trace Macrocell (STM) is an IP block falling under the
CoreSight umbrella. It's main purpose it so expose stimulus channels
to any system component for the purpose of information logging.
Bindings for this IP block adds a couple of items to the current
mandatory definition for CoreSight components. The driver has been posted
here[1].
[1]. https://lkml.org/lkml/2015/2/25/743
Signed-off-by: Mathieu Poirier <mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
---
.../devicetree/bindings/arm/coresight.txt | 25 ++++++++++++++++++++++
1 file changed, 25 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt
index a3089359aaa6..854127578718 100644
--- a/Documentation/devicetree/bindings/arm/coresight.txt
+++ b/Documentation/devicetree/bindings/arm/coresight.txt
@@ -17,6 +17,7 @@ its hardware characteristcs.
- "arm,coresight-tmc", "arm,primecell";
- "arm,coresight-funnel", "arm,primecell";
- "arm,coresight-etm3x", "arm,primecell";
+ - "arm,coresight-stm", "arm,primecell";
* reg: physical base address and length of the register
set(s) of the component.
@@ -31,6 +32,14 @@ its hardware characteristcs.
layout using the generic DT graph presentation found in
"bindings/graph.txt".
+* Additional required properly for System Trace Macrocells (STM):
+ * reg: along with the physical base address and length of the register
+ set as described above, another entry is required to describe the
+ mapping of the extended stimulus port area.
+
+ * reg-names: the only acceptable values are "stm-base" and
+ "stm-channel-base", each corresponding to the areas defined in "reg".
+
* Required properties for devices that don't show up on the AMBA bus, such as
non-configurable replicators:
@@ -198,3 +207,19 @@ Example:
};
};
};
+
+4. STM
+ stm@20100000 {
+ compatible = "arm,coresight-stm", "arm,primecell";
+ reg = <0 0x20100000 0 0x1000>,
+ <0 0x28000000 0 0x180000>;
+ reg-names = "stm-base", "stm-channel-base";
+
+ clocks = <&soc_smc50mhz>;
+ clock-names = "apb_pclk";
+ port {
+ stm_out_port: endpoint {
+ remote-endpoint = <&main_funnel_in_port2>;
+ };
+ };
+ };
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH RESEND] coresight-stm: Bindings for System Trace Macrocell
2015-02-26 16:14 [PATCH RESEND] coresight-stm: Bindings for System Trace Macrocell Mathieu Poirier
@ 2015-02-26 22:08 ` Rob Herring
[not found] ` <1424967258-28573-1-git-send-email-mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
1 sibling, 0 replies; 3+ messages in thread
From: Rob Herring @ 2015-02-26 22:08 UTC (permalink / raw)
To: Mathieu Poirier
Cc: Rob Herring, Pawel Moll, Mark Rutland, Ian Campbell, Kumar Gala,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, zhang.chunyan, Kaixu Xia
On Thu, Feb 26, 2015 at 10:14 AM, Mathieu Poirier
<mathieu.poirier@linaro.org> wrote:
> The System Trace Macrocell (STM) is an IP block falling under the
> CoreSight umbrella. It's main purpose it so expose stimulus channels
> to any system component for the purpose of information logging.
>
> Bindings for this IP block adds a couple of items to the current
> mandatory definition for CoreSight components. The driver has been posted
> here[1].
>
> [1]. https://lkml.org/lkml/2015/2/25/743
>
> Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Seems reasonable, but a couple minor comments below. Merge this with the driver:
Acked-by: Rob Herring <robh@kernel.org>
> ---
> .../devicetree/bindings/arm/coresight.txt | 25 ++++++++++++++++++++++
> 1 file changed, 25 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt
> index a3089359aaa6..854127578718 100644
> --- a/Documentation/devicetree/bindings/arm/coresight.txt
> +++ b/Documentation/devicetree/bindings/arm/coresight.txt
> @@ -17,6 +17,7 @@ its hardware characteristcs.
> - "arm,coresight-tmc", "arm,primecell";
> - "arm,coresight-funnel", "arm,primecell";
> - "arm,coresight-etm3x", "arm,primecell";
> + - "arm,coresight-stm", "arm,primecell";
No versions of STM?
> * reg: physical base address and length of the register
> set(s) of the component.
> @@ -31,6 +32,14 @@ its hardware characteristcs.
> layout using the generic DT graph presentation found in
> "bindings/graph.txt".
>
> +* Additional required properly for System Trace Macrocells (STM):
> + * reg: along with the physical base address and length of the register
> + set as described above, another entry is required to describe the
> + mapping of the extended stimulus port area.
> +
> + * reg-names: the only acceptable values are "stm-base" and
> + "stm-channel-base", each corresponding to the areas defined in "reg".
It is not really clear that "extended stimulus port area" corresponds
to "stm-channel-base".
> +
> * Required properties for devices that don't show up on the AMBA bus, such as
> non-configurable replicators:
>
> @@ -198,3 +207,19 @@ Example:
> };
> };
> };
> +
> +4. STM
> + stm@20100000 {
> + compatible = "arm,coresight-stm", "arm,primecell";
> + reg = <0 0x20100000 0 0x1000>,
> + <0 0x28000000 0 0x180000>;
> + reg-names = "stm-base", "stm-channel-base";
> +
> + clocks = <&soc_smc50mhz>;
> + clock-names = "apb_pclk";
> + port {
> + stm_out_port: endpoint {
> + remote-endpoint = <&main_funnel_in_port2>;
> + };
> + };
> + };
> --
> 1.9.1
>
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH RESEND] coresight-stm: Bindings for System Trace Macrocell
[not found] ` <1424967258-28573-1-git-send-email-mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
@ 2015-02-27 11:33 ` Mark Rutland
0 siblings, 0 replies; 3+ messages in thread
From: Mark Rutland @ 2015-02-27 11:33 UTC (permalink / raw)
To: Mathieu Poirier
Cc: robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, Pawel Moll,
ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org,
galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
zhang.chunyan-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org,
kaixu.xia-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org
[...]
> +* Additional required properly for System Trace Macrocells (STM):
s/properly/properties/
Mark.
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-02-27 11:33 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-02-26 16:14 [PATCH RESEND] coresight-stm: Bindings for System Trace Macrocell Mathieu Poirier
2015-02-26 22:08 ` Rob Herring
[not found] ` <1424967258-28573-1-git-send-email-mathieu.poirier-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
2015-02-27 11:33 ` Mark Rutland
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).