From mboxrd@z Thu Jan 1 00:00:00 1970 From: Maxime Ripard Subject: Re: [PATCH 5/6] ARM: dts: sun8i: Add NMI interrupt controller node Date: Fri, 16 Oct 2015 08:44:13 +0200 Message-ID: <20151016064413.GH2711@lukather> References: <1444840342-9233-1-git-send-email-wens@csie.org> <1444840342-9233-6-git-send-email-wens@csie.org> Reply-To: maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org Mime-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha1; protocol="application/pgp-signature"; boundary="1EKig6ypoSyM7jaD" Return-path: Content-Disposition: inline In-Reply-To: <1444840342-9233-6-git-send-email-wens-jdAy2FN1RRM@public.gmane.org> List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Chen-Yu Tsai Cc: Samuel Ortiz , Lee Jones , Liam Girdwood , Mark Brown , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Hans de Goede , linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org List-Id: devicetree@vger.kernel.org --1EKig6ypoSyM7jaD Content-Type: text/plain; charset=UTF-8 Content-Disposition: inline On Thu, Oct 15, 2015 at 12:32:21AM +0800, Chen-Yu Tsai wrote: > The NMI interrupt controller is in charge of the NMI pin exposed by > the SoC to the PMIC. The PMIC signals interrupts through this. > > Signed-off-by: Chen-Yu Tsai Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com --1EKig6ypoSyM7jaD--