From mboxrd@z Thu Jan 1 00:00:00 1970 From: Rich Felker Subject: Re: [PATCH v2 03/12] of: add J-Core interrupt controller bindings Date: Fri, 20 May 2016 18:34:57 -0400 Message-ID: <20160520223456.GV21636@brightrain.aerifal.cx> References: <2bdca4260d5bb2b3820e4309e2ba445c4c7bfbf6.1463708766.git.dalias@libc.org> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Return-path: Content-Disposition: inline In-Reply-To: Sender: devicetree-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org To: Geert Uytterhoeven Cc: "devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org" , "linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org" , Linux-sh list , Ian Campbell , Jason Cooper , Kumar Gala , Marc Zyngier , Mark Rutland , Pawel Moll , Rob Herring , Thomas Gleixner List-Id: devicetree@vger.kernel.org On Fri, May 20, 2016 at 10:04:26AM +0200, Geert Uytterhoeven wrote: > On Fri, May 20, 2016 at 4:53 AM, Rich Felker wrote: > > +Additional properties required for aic1: > > + > > +- reg : Memory region for configuration. > > + > > +- cpu-offset : For SMP, the offset to the per-cpu memory region for > > + configuration, to be scaled by the cpu number. > > Does cpu-offset apply to aic1 only? The current kernel driver doesn't have any reason to _need_ cpu-offset for aic2, but since there are registers there that a driver (even a non-Linux one) may want to use, I think it makes sense that it should be present in the bindings. Rich -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html