devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
  • * [PATCH 13/14] ARM64: dts: Add PSCI cpuidle support for MSM8916
           [not found] <1466624209-27432-1-git-send-email-lina.iyer@linaro.org>
           [not found] ` <1466624209-27432-1-git-send-email-lina.iyer-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
    @ 2016-06-22 19:36 ` Lina Iyer
      2016-06-22 19:36 ` [PATCH 14/14] ARM64: dts: Define CPU power domain " Lina Iyer
      2 siblings, 0 replies; 7+ messages in thread
    From: Lina Iyer @ 2016-06-22 19:36 UTC (permalink / raw)
      To: ulf.hansson, khilman, rjw, linux-pm, linux-arm-kernel
      Cc: geert, k.kozlowski, andy.gross, sboyd, linux-arm-msm,
    	lorenzo.pieralisi, ahaslam, mtitinger, Lina Iyer, devicetree
    
    Add device bindings for CPUs to suspend using PSCI as the enable-method.
    
    Cc: <devicetree@vger.kernel.org>
    Signed-off-by: Lina Iyer <lina.iyer@linaro.org>
    ---
     arch/arm64/boot/dts/qcom/msm8916.dtsi | 24 ++++++++++++++++++++++++
     1 file changed, 24 insertions(+)
    
    diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi
    index 9681200..3029773 100644
    --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi
    +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi
    @@ -62,6 +62,8 @@
     			compatible = "arm,cortex-a53", "arm,armv8";
     			reg = <0x0>;
     			next-level-cache = <&L2_0>;
    +			enable-method = "psci";
    +			cpu-idle-states = <&CPU_SPC>;
     		};
     
     		CPU1: cpu@1 {
    @@ -69,6 +71,8 @@
     			compatible = "arm,cortex-a53", "arm,armv8";
     			reg = <0x1>;
     			next-level-cache = <&L2_0>;
    +			enable-method = "psci";
    +			cpu-idle-states = <&CPU_SPC>;
     		};
     
     		CPU2: cpu@2 {
    @@ -76,6 +80,8 @@
     			compatible = "arm,cortex-a53", "arm,armv8";
     			reg = <0x2>;
     			next-level-cache = <&L2_0>;
    +			enable-method = "psci";
    +			cpu-idle-states = <&CPU_SPC>;
     		};
     
     		CPU3: cpu@3 {
    @@ -83,12 +89,30 @@
     			compatible = "arm,cortex-a53", "arm,armv8";
     			reg = <0x3>;
     			next-level-cache = <&L2_0>;
    +			enable-method = "psci";
    +			cpu-idle-states = <&CPU_SPC>;
     		};
     
     		L2_0: l2-cache {
     		      compatible = "cache";
     		      cache-level = <2>;
     		};
    +
    +		idle-states {
    +			CPU_SPC: spc {
    +				compatible = "arm,idle-state";
    +				arm,psci-suspend-param = <0x40000002>;
    +				entry-latency-us = <130>;
    +				exit-latency-us = <150>;
    +				min-residency-us = <2000>;
    +				local-timer-stop;
    +			};
    +		};
    +	};
    +
    +	psci {
    +		compatible = "arm,psci-1.0";
    +		method = "smc";
     	};
     
     	timer {
    -- 
    2.7.4
    
    
    ^ permalink raw reply related	[flat|nested] 7+ messages in thread
  • * [PATCH 14/14] ARM64: dts: Define CPU power domain for MSM8916
           [not found] <1466624209-27432-1-git-send-email-lina.iyer@linaro.org>
           [not found] ` <1466624209-27432-1-git-send-email-lina.iyer-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
      2016-06-22 19:36 ` [PATCH 13/14] ARM64: dts: Add PSCI cpuidle support for MSM8916 Lina Iyer
    @ 2016-06-22 19:36 ` Lina Iyer
      2 siblings, 0 replies; 7+ messages in thread
    From: Lina Iyer @ 2016-06-22 19:36 UTC (permalink / raw)
      To: ulf.hansson, khilman, rjw, linux-pm, linux-arm-kernel
      Cc: geert, k.kozlowski, andy.gross, sboyd, linux-arm-msm,
    	lorenzo.pieralisi, ahaslam, mtitinger, Lina Iyer, devicetree
    
    Define power domain and the power states for the domain as defined by
    the PSCI firmware. The 8916 firmware supports OS initiated method of
    powering off the CPU clusters.
    
    Cc: <devicetree@vger.kernel.org>
    Signed-off-by: Lina Iyer <lina.iyer@linaro.org>
    ---
     arch/arm64/boot/dts/qcom/msm8916.dtsi | 25 +++++++++++++++++++++++++
     1 file changed, 25 insertions(+)
    
    diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi
    index 3029773..208af00 100644
    --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi
    +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi
    @@ -64,6 +64,7 @@
     			next-level-cache = <&L2_0>;
     			enable-method = "psci";
     			cpu-idle-states = <&CPU_SPC>;
    +			power-domains = <&CPU_PD>;
     		};
     
     		CPU1: cpu@1 {
    @@ -73,6 +74,7 @@
     			next-level-cache = <&L2_0>;
     			enable-method = "psci";
     			cpu-idle-states = <&CPU_SPC>;
    +			power-domains = <&CPU_PD>;
     		};
     
     		CPU2: cpu@2 {
    @@ -82,6 +84,7 @@
     			next-level-cache = <&L2_0>;
     			enable-method = "psci";
     			cpu-idle-states = <&CPU_SPC>;
    +			power-domains = <&CPU_PD>;
     		};
     
     		CPU3: cpu@3 {
    @@ -91,6 +94,7 @@
     			next-level-cache = <&L2_0>;
     			enable-method = "psci";
     			cpu-idle-states = <&CPU_SPC>;
    +			power-domains = <&CPU_PD>;
     		};
     
     		L2_0: l2-cache {
    @@ -110,6 +114,27 @@
     		};
     	};
     
    +	CPU_PD: cpu-pd@0 {
    +		#power-domain-cells = <0>;
    +		power-states = <&CLUSTER_RET>, <&CLUSTER_PWR_DWN>;
    +	};
    +
    +	pd-power-states {
    +		CLUSTER_RET: power-state@1 {
    +			state-param = <0x1000010>;
    +			entry-latency-us = <500>;
    +			exit-latency-us = <500>;
    +			residency-us = <2000>;
    +		 };
    +
    +		CLUSTER_PWR_DWN: power-state@2 {
    +			state-param = <0x1000030>;
    +			entry-latency-us = <2000>;
    +			exit-latency-us = <2000>;
    +			residency-us = <6000>;
    +		};
    +	};
    +
     	psci {
     		compatible = "arm,psci-1.0";
     		method = "smc";
    -- 
    2.7.4
    
    
    ^ permalink raw reply related	[flat|nested] 7+ messages in thread

  • end of thread, other threads:[~2016-06-23 18:39 UTC | newest]
    
    Thread overview: 7+ messages (download: mbox.gz follow: Atom feed
    -- links below jump to the message on this page --
         [not found] <1466624209-27432-1-git-send-email-lina.iyer@linaro.org>
         [not found] ` <1466624209-27432-1-git-send-email-lina.iyer-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
    2016-06-22 19:36   ` [PATCH 02/14] dt/bindings: update binding for PM domain idle states Lina Iyer
         [not found]     ` <1466624209-27432-3-git-send-email-lina.iyer-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
    2016-06-23 17:35       ` Mark Rutland
    2016-06-23 18:04         ` Lina Iyer
         [not found]           ` <20160623180451.GD1115-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
    2016-06-23 18:19             ` Mark Rutland
    2016-06-23 18:39               ` Lina Iyer
    2016-06-22 19:36 ` [PATCH 13/14] ARM64: dts: Add PSCI cpuidle support for MSM8916 Lina Iyer
    2016-06-22 19:36 ` [PATCH 14/14] ARM64: dts: Define CPU power domain " Lina Iyer
    

    This is a public inbox, see mirroring instructions
    for how to clone and mirror all data and code used for this inbox;
    as well as URLs for NNTP newsgroup(s).