From: Simon Horman <horms@verge.net.au>
To: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Cc: Magnus Damm <magnus.damm@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
Mark Rutland <mark.rutland@arm.com>,
devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org
Subject: Re: [PATCH 6/9] arm64: dts: m3ulcb: enable SDHI0
Date: Mon, 7 Nov 2016 14:00:54 +0100 [thread overview]
Message-ID: <20161107130054.GG12319@verge.net.au> (raw)
In-Reply-To: <1478196471-1381-1-git-send-email-vladimir.barinov@cogentembedded.com>
On Thu, Nov 03, 2016 at 09:07:51PM +0300, Vladimir Barinov wrote:
> This supports SDHI0 on M3ULCB board SD card slot
Is SDHI3 also exposed on the M3ULCB?
If so could you consider sending patches to enable it?
> Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
> ---
> arch/arm64/boot/dts/renesas/r8a7796-m3ulcb.dts | 48 ++++++++++++++++++++++++++
> 1 file changed, 48 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/renesas/r8a7796-m3ulcb.dts b/arch/arm64/boot/dts/renesas/r8a7796-m3ulcb.dts
> index 3329f78..5be0cf6 100644
> --- a/arch/arm64/boot/dts/renesas/r8a7796-m3ulcb.dts
> +++ b/arch/arm64/boot/dts/renesas/r8a7796-m3ulcb.dts
> @@ -44,6 +44,30 @@
> gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
> };
> };
> +
> + vcc_sdhi0: regulator-vcc-sdhi0 {
> + compatible = "regulator-fixed";
> +
> + regulator-name = "SDHI0 Vcc";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> +
> + gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
> + enable-active-high;
> + };
> +
> + vccq_sdhi0: regulator-vccq-sdhi0 {
> + compatible = "regulator-gpio";
> +
> + regulator-name = "SDHI0 VccQ";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <3300000>;
> +
> + gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
> + gpios-states = <1>;
> + states = <3300000 1
> + 1800000 0>;
> + };
> };
>
> &extal_clk {
> @@ -68,8 +92,33 @@
> groups = "scif_clk_a";
> function = "scif_clk";
> };
> +
> + sdhi0_pins_3v3: sd0_3v3 {
> + groups = "sdhi0_data4", "sdhi0_ctrl";
> + function = "sdhi0";
> + power-source = <3300>;
> + };
> +
> + sdhi0_pins_1v8: sd0_1v8 {
> + groups = "sdhi0_data4", "sdhi0_ctrl";
> + function = "sdhi0";
> + power-source = <1800>;
> + };
I would prefer the pin nodes to be named as follows:
sdhi0_pins_3v3 -> sdhi0_pins_3v3
sdhi0_pins_1v8 -> sdhi0_pins_uhs
Likewise for SDHI2.
> };
>
> +&sdhi0 {
> + pinctrl-0 = <&sdhi0_pins_3v3>;
> + pinctrl-1 = <&sdhi0_pins_1v8>;
> + pinctrl-names = "default", "state_uhs";
> +
> + vmmc-supply = <&vcc_sdhi0>;
> + vqmmc-supply = <&vccq_sdhi0>;
> + cd-gpios = <&gpio3 12 GPIO_ACTIVE_LOW>;
> + bus-width = <4>;
> + sd-uhs-sdr50;
> + status = "okay";
> +};
> +
> &scif2 {
> pinctrl-0 = <&scif2_pins>;
> pinctrl-names = "default";
> --
> 1.9.1
>
next prev parent reply other threads:[~2016-11-07 13:00 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-03 18:06 [PATCH 0/9] arm64: renesas: add M3ULCB board Vladimir Barinov
2016-11-03 18:06 ` [PATCH 1/9] dt: arm: shmobile: add M3ULCB board DT bindings Vladimir Barinov
2016-11-03 18:07 ` [PATCH 2/9] arm64: dts: m3ulcb: initial device tree Vladimir Barinov
2016-11-03 18:07 ` [PATCH 3/9] arm64: dts: m3ulcb: enable SCIF clk and pins Vladimir Barinov
2016-11-03 18:07 ` [PATCH 4/9] arm64: dts: m3ulcb: enable GPIO leds Vladimir Barinov
[not found] ` <1478196451-1298-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2016-11-07 12:57 ` Simon Horman
2016-11-07 13:02 ` Vladimir Barinov
2016-11-03 18:07 ` [PATCH 6/9] arm64: dts: m3ulcb: enable SDHI0 Vladimir Barinov
2016-11-07 13:00 ` Simon Horman [this message]
[not found] ` <20161107130054.GG12319-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>
2016-11-07 13:05 ` Vladimir Barinov
[not found] ` <1478196375-1131-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2016-11-03 18:07 ` [PATCH 5/9] arm64: dts: m3ulcb: enable GPIO keys Vladimir Barinov
2016-11-03 18:08 ` [PATCH 7/9] arm64: dts: m3ulcb: enable EXTALR clk Vladimir Barinov
2016-11-07 13:35 ` [PATCH 0/9] arm64: renesas: add M3ULCB board Simon Horman
2016-11-08 14:14 ` [PATCH 9/9 v2] arm64: dts: m3ulcb: enable SDHI2 Vladimir Barinov
2016-11-03 18:08 ` [PATCH 8/9] arm64: dts: m3ulcb: enable WDT Vladimir Barinov
2016-11-03 18:08 ` [PATCH 9/9] arm64: dts: m3ulcb: enable SDHI2 Vladimir Barinov
2016-11-08 14:14 ` [PATCH 6/9 v2] arm64: dts: m3ulcb: enable SDHI0 Vladimir Barinov
[not found] ` <1478614461-9918-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2016-11-09 7:44 ` Simon Horman
2016-11-09 8:06 ` Vladimir Barinov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161107130054.GG12319@verge.net.au \
--to=horms@verge.net.au \
--cc=devicetree@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=vladimir.barinov@cogentembedded.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).