From: Andrew Jeffery <andrew-zrmu5oMJ5Fs@public.gmane.org>
To: Joel Stanley <joel-U3u1mxZcP9KHXe+LvDLADg@public.gmane.org>
Cc: Andrew Jeffery <andrew-zrmu5oMJ5Fs@public.gmane.org>,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: [PATCH v4 0/6] aspeed: Integrate pinctrl and gpio drivers
Date: Tue, 6 Dec 2016 14:53:42 +1100 [thread overview]
Message-ID: <20161206035348.29948-1-andrew@aj.id.au> (raw)
Hello,
This picks up some work from a while back that adds pinctrl and GPIO support to
the Aspeed devicetrees. See the previous series:
https://lkml.org/lkml/2016/8/30/74
Since v3 two new patches have been added, describing the Low Pin Count bus and
SoC Display Controller nodes. These are essential for the aspeed-g5 pinctrl.
Cheers,
Andrew
Andrew Jeffery (6):
arm: dts: aspeed-g4: Add syscon and pin controller nodes
arm: dts: aspeed-g4: Add gpio controller to devicetree
arm: dts: aspeed-g5: Add SoC Display Controller node
arm: dts: aspeed-g5: Add LPC Controller node
arm: dts: aspeed-g5: Add syscon and pin controller nodes
arm: dts: aspeed-g5: Add gpio controller to devicetree
arch/arm/boot/dts/aspeed-g4.dtsi | 760 ++++++++++++++++++++++++++++++++++
arch/arm/boot/dts/aspeed-g5.dtsi | 863 +++++++++++++++++++++++++++++++++++++++
2 files changed, 1623 insertions(+)
--
2.9.3
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
next reply other threads:[~2016-12-06 3:53 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-12-06 3:53 Andrew Jeffery [this message]
2016-12-06 3:53 ` [PATCH v4 1/6] arm: dts: aspeed-g4: Add syscon and pin controller nodes Andrew Jeffery
2016-12-06 3:53 ` [PATCH v4 2/6] arm: dts: aspeed-g4: Add gpio controller to devicetree Andrew Jeffery
[not found] ` <20161206035348.29948-1-andrew-zrmu5oMJ5Fs@public.gmane.org>
2016-12-06 3:53 ` [PATCH v4 3/6] arm: dts: aspeed-g5: Add SoC Display Controller node Andrew Jeffery
2016-12-06 3:53 ` [PATCH v4 6/6] arm: dts: aspeed-g5: Add gpio controller to devicetree Andrew Jeffery
2016-12-06 3:53 ` [PATCH v4 4/6] arm: dts: aspeed-g5: Add LPC Controller node Andrew Jeffery
2016-12-06 3:53 ` [PATCH v4 5/6] arm: dts: aspeed-g5: Add syscon and pin controller nodes Andrew Jeffery
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161206035348.29948-1-andrew@aj.id.au \
--to=andrew-zrmu5omj5fs@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=joel-U3u1mxZcP9KHXe+LvDLADg@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
--cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).