devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Chris Brandt <chris.brandt@renesas.com>
To: Ulf Hansson <ulf.hansson@linaro.org>,
	Rob Herring <robh+dt@kernel.org>,
	Mark Rutland <mark.rutland@arm.com>,
	Simon Horman <horms@verge.net.au>,
	Wolfram Sang <wsa+renesas@sang-engineering.com>,
	Geert Uytterhoeven <geert@linux-m68k.org>
Cc: devicetree@vger.kernel.org, linux-mmc@vger.kernel.org,
	linux-renesas-soc@vger.kernel.org,
	Chris Brandt <chris.brandt@renesas.com>
Subject: [PATCH v6 2/3] mmc: sh_mobile_sdhi: explain clock bindings
Date: Wed, 25 Jan 2017 15:28:09 -0500	[thread overview]
Message-ID: <20170125202810.16876-3-chris.brandt@renesas.com> (raw)
In-Reply-To: <20170125202810.16876-1-chris.brandt@renesas.com>

In the case of a single clock source, you don't need names. However,
if the controller has 2 clock sources, you need to name them correctly
so the driver can find the 2nd one. The 2nd clock is for the internal
card detect logic.

Signed-off-by: Chris Brandt <chris.brandt@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
---
v5:
* add Reviewed-by: Geert Uytterhoeven
* list number of clocks for each SoC
* remove example because it already exists in mmc.txt
v4:
* just explain there might be 2 clocks, don't explain how
  we will use them in the driver
v3:
* add more clarification about why there are sometimes 2 clocks
  and what you should do with them.
* remove 'status = "disabled"' from example
v2:
* fix spelling and change wording
* changed clock name from "carddetect" to "cd"
---
 Documentation/devicetree/bindings/mmc/tmio_mmc.txt | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/Documentation/devicetree/bindings/mmc/tmio_mmc.txt b/Documentation/devicetree/bindings/mmc/tmio_mmc.txt
index a1650ed..4fd8b7a 100644
--- a/Documentation/devicetree/bindings/mmc/tmio_mmc.txt
+++ b/Documentation/devicetree/bindings/mmc/tmio_mmc.txt
@@ -25,6 +25,19 @@ Required properties:
 		"renesas,sdhi-r8a7795" - SDHI IP on R8A7795 SoC
 		"renesas,sdhi-r8a7796" - SDHI IP on R8A7796 SoC
 
+- clocks: Most controllers only have 1 clock source per channel. However, on
+	  some variations of this controller, the internal card detection
+	  logic that exists in this controller is sectioned off to be run by a
+	  separate second clock source to allow the main core clock to be turned
+	  off to save power.
+	  If 2 clocks are specified by the hardware, you must name them as
+	  "core" and "cd". If the controller only has 1 clock, naming is not
+	  required.
+	  Below is the number clocks for each supported SoC:
+	   1: SH73A0, R8A73A4, R8A7740, R8A7778, R8A7779, R8A7790
+	      R8A7791, R8A7792, R8A7793, R8A7794, R8A7795, R8A7796
+	   2: R7S72100
+
 Optional properties:
 - toshiba,mmc-wrprotect-disable: write-protect detection is unavailable
 - pinctrl-names: should be "default", "state_uhs"
-- 
2.10.1

  parent reply	other threads:[~2017-01-25 20:28 UTC|newest]

Thread overview: 35+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-01-25 20:28 [PATCH v6 0/3] mmc: sh_mobile_sdhi: fix missing r7s72100 clocks Chris Brandt
2017-01-25 20:28 ` [PATCH v6 1/3] mmc: sh_mobile_sdhi: add support for 2 clocks Chris Brandt
2017-01-25 20:28 ` Chris Brandt [this message]
     [not found]   ` <20170125202810.16876-3-chris.brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org>
2017-01-30 20:37     ` [PATCH v6 2/3] mmc: sh_mobile_sdhi: explain clock bindings Rob Herring
2017-01-25 20:28 ` [PATCH v6 3/3] ARM: dts: r7s72100: update sdhi " Chris Brandt
     [not found] ` <20170125202810.16876-1-chris.brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org>
2017-01-26  8:07   ` [PATCH v6 0/3] mmc: sh_mobile_sdhi: fix missing r7s72100 clocks Ulf Hansson
2017-01-26 10:12     ` Wolfram Sang
2017-01-26 12:53       ` Chris Brandt
2017-01-27  8:40       ` Simon Horman
2017-01-27 14:57       ` Ulf Hansson
2017-01-26 10:30     ` Simon Horman
     [not found]       ` <20170126103013.GB27721-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>
2017-01-26 12:53         ` Chris Brandt
  -- strict thread matches above, loose matches on Subject: below --
2017-01-26 14:53 [PATCH 0/4] arm64: renesas: enable M3ULCB board peripherals Vladimir Barinov
2017-01-26 14:54 ` [PATCH 1/4] arm64: dts: m3ulcb: enable I2C Vladimir Barinov
2017-02-01 12:35   ` Geert Uytterhoeven
2017-01-26 14:54 ` [PATCH 2/4] arm64: dts: m3ulcb: Update memory node to 2 GiB map Vladimir Barinov
2017-02-01 12:38   ` Geert Uytterhoeven
2017-02-02 18:19   ` Geert Uytterhoeven
2017-02-02 18:21     ` Vladimir Barinov
2017-01-26 14:54 ` [PATCH 3/4] arm64: dts: m3ulcb: enable EthernetAVB Vladimir Barinov
2017-02-01 13:10   ` Geert Uytterhoeven
2017-01-26 14:54 ` [PATCH 4/4] arm64: dts: m3ulcb: enable HS200 for eMMC Vladimir Barinov
     [not found] ` <1485442422-18259-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2017-03-17 22:02   ` [PATCH 0/4] arm64: renesas: enable M3ULCB board peripherals Sjoerd Simons
     [not found]     ` <1489788135.8957.2.camel-ZGY8ohtN/8pPYcu2f3hruQ@public.gmane.org>
2017-04-06  9:53       ` Geert Uytterhoeven
2017-04-07 13:52         ` Simon Horman
     [not found]           ` <20170407135212.GA24096-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>
2017-04-08 13:18             ` Simon Horman
2017-04-18  1:01           ` Simon Horman
2017-01-26 15:13 [PATCH 0/2] arm64: renesas: enable H3ULCB " Vladimir Barinov
     [not found] ` <1485443606-22566-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2017-01-26 15:13   ` [PATCH 1/2] arm64: dts: h3ulcb: Update memory node to 4 GiB map Vladimir Barinov
2017-02-01 12:40     ` Geert Uytterhoeven
2017-02-02  9:18       ` Simon Horman
     [not found]     ` <1485443632-22612-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
     [not found]       ` <1485442486-18427-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
     [not found]         ` <1485442469-18378-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
     [not found]           ` <1485442460-18339-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
     [not found]             ` <1485442449-18300-1-git-send-email-vladimir.barinov-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2017-02-01 13:05         ` [PATCH 4/4] arm64: dts: m3ulcb: enable HS200 for eMMC Geert Uytterhoeven
2017-01-26 15:14 ` [PATCH 2/2] arm64: dts: h3ulcb: " Vladimir Barinov
2017-01-27  8:29   ` Simon Horman
2017-02-01 13:05   ` Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20170125202810.16876-3-chris.brandt@renesas.com \
    --to=chris.brandt@renesas.com \
    --cc=devicetree@vger.kernel.org \
    --cc=geert@linux-m68k.org \
    --cc=horms@verge.net.au \
    --cc=linux-mmc@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    --cc=robh+dt@kernel.org \
    --cc=ulf.hansson@linaro.org \
    --cc=wsa+renesas@sang-engineering.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).