* [PATCH 1/3] firmware: qcom: scm: Expose secure IO service @ 2017-03-18 4:15 Bjorn Andersson 2017-03-18 4:15 ` [PATCH 2/3] firmware: qcom: scm: Expose download-mode control Bjorn Andersson [not found] ` <20170318041523.29757-1-bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> 0 siblings, 2 replies; 6+ messages in thread From: Bjorn Andersson @ 2017-03-18 4:15 UTC (permalink / raw) To: Andy Gross Cc: Stephen Boyd, Rob Herring, Mark Rutland, David Brown, Srinivas Kandagatla, linux-kernel-u79uwXL29TY76Z2rM5mHXA, linux-arm-msm-u79uwXL29TY76Z2rM5mHXA, linux-soc-u79uwXL29TY76Z2rM5mHXA, devicetree-u79uwXL29TY76Z2rM5mHXA The secure IO service provides operations for reading and writing secure memory from non-secure mode, expose this API through SCM. Signed-off-by: Bjorn Andersson <bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> --- 32-bit version is untested. drivers/firmware/qcom_scm-32.c | 11 +++++++++++ drivers/firmware/qcom_scm-64.c | 31 +++++++++++++++++++++++++++++++ drivers/firmware/qcom_scm.c | 12 ++++++++++++ drivers/firmware/qcom_scm.h | 6 ++++++ include/linux/qcom_scm.h | 4 ++++ 5 files changed, 64 insertions(+) diff --git a/drivers/firmware/qcom_scm-32.c b/drivers/firmware/qcom_scm-32.c index 8ad226c60374..4284745e5516 100644 --- a/drivers/firmware/qcom_scm-32.c +++ b/drivers/firmware/qcom_scm-32.c @@ -578,3 +578,14 @@ int __qcom_scm_set_remote_state(struct device *dev, u32 state, u32 id) return ret ? : le32_to_cpu(scm_ret); } + +int __qcom_scm_io_readl(struct device *dev, phys_addr_t addr) +{ + return qcom_scm_call_atomic1(QCOM_SCM_SVC_IO, QCOM_SCM_IO_READ, addr); +} + +int __qcom_scm_io_writel(struct device *dev, phys_addr_t addr, unsigned int val) +{ + return qcom_scm_call_atomic2(QCOM_SCM_SVC_IO, QCOM_SCM_IO_WRITE, + addr, val); +} diff --git a/drivers/firmware/qcom_scm-64.c b/drivers/firmware/qcom_scm-64.c index c9332590e8c6..eb92e67e9e41 100644 --- a/drivers/firmware/qcom_scm-64.c +++ b/drivers/firmware/qcom_scm-64.c @@ -381,3 +381,34 @@ int __qcom_scm_set_remote_state(struct device *dev, u32 state, u32 id) return ret ? : res.a1; } + +int __qcom_scm_io_readl(struct device *dev, phys_addr_t addr) +{ + struct qcom_scm_desc desc = {0}; + struct arm_smccc_res res; + int ret; + + desc.args[0] = addr; + desc.arginfo = QCOM_SCM_ARGS(1); + + ret = qcom_scm_call(dev, QCOM_SCM_SVC_IO, QCOM_SCM_IO_READ, + &desc, &res); + + return ret < 0 ? ret : res.a0; +} + +int __qcom_scm_io_writel(struct device *dev, phys_addr_t addr, unsigned int val) +{ + struct qcom_scm_desc desc = {0}; + struct arm_smccc_res res; + int ret; + + desc.args[0] = addr; + desc.args[1] = val; + desc.arginfo = QCOM_SCM_ARGS(2); + + ret = qcom_scm_call(dev, QCOM_SCM_SVC_IO, QCOM_SCM_IO_WRITE, + &desc, &res); + + return ret ? : res.a0; +} diff --git a/drivers/firmware/qcom_scm.c b/drivers/firmware/qcom_scm.c index d987bcc7489d..7a443e3afb6a 100644 --- a/drivers/firmware/qcom_scm.c +++ b/drivers/firmware/qcom_scm.c @@ -315,6 +315,18 @@ static const struct reset_control_ops qcom_scm_pas_reset_ops = { .deassert = qcom_scm_pas_reset_deassert, }; +int qcom_scm_io_readl(phys_addr_t addr) +{ + return __qcom_scm_io_readl(__scm->dev, addr); +} +EXPORT_SYMBOL(qcom_scm_io_readl); + +int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) +{ + return __qcom_scm_io_writel(__scm->dev, addr, val); +} +EXPORT_SYMBOL(qcom_scm_io_writel); + /** * qcom_scm_is_available() - Checks if SCM is available */ diff --git a/drivers/firmware/qcom_scm.h b/drivers/firmware/qcom_scm.h index 6a0f15469344..327d5e0a1ec3 100644 --- a/drivers/firmware/qcom_scm.h +++ b/drivers/firmware/qcom_scm.h @@ -30,6 +30,12 @@ extern int __qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus); #define QCOM_SCM_CMD_CORE_HOTPLUGGED 0x10 extern void __qcom_scm_cpu_power_down(u32 flags); +#define QCOM_SCM_SVC_IO 0x5 +#define QCOM_SCM_IO_READ 0x1 +#define QCOM_SCM_IO_WRITE 0x2 +extern int __qcom_scm_io_readl(struct device *dev, phys_addr_t addr); +extern int __qcom_scm_io_writel(struct device *dev, phys_addr_t addr, unsigned int val); + #define QCOM_SCM_SVC_INFO 0x6 #define QCOM_IS_CALL_AVAIL_CMD 0x1 extern int __qcom_scm_is_call_available(struct device *dev, u32 svc_id, diff --git a/include/linux/qcom_scm.h b/include/linux/qcom_scm.h index d32f6f1a5225..d6e3c81907d8 100644 --- a/include/linux/qcom_scm.h +++ b/include/linux/qcom_scm.h @@ -40,6 +40,8 @@ extern int qcom_scm_pas_shutdown(u32 peripheral); extern void qcom_scm_cpu_power_down(u32 flags); extern u32 qcom_scm_get_version(void); extern int qcom_scm_set_remote_state(u32 state, u32 id); +extern int qcom_scm_io_readl(phys_addr_t addr); +extern int qcom_scm_io_writel(phys_addr_t addr, unsigned int val); #else static inline int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus) @@ -67,5 +69,7 @@ static inline void qcom_scm_cpu_power_down(u32 flags) {} static inline u32 qcom_scm_get_version(void) { return 0; } static inline u32 qcom_scm_set_remote_state(u32 state,u32 id) { return -ENODEV; } +static inline int qcom_scm_io_readl(phys_addr_t addr) { return -ENODEV; } +static inline int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) { return -ENODEV; } #endif #endif -- 2.12.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 6+ messages in thread
* [PATCH 2/3] firmware: qcom: scm: Expose download-mode control 2017-03-18 4:15 [PATCH 1/3] firmware: qcom: scm: Expose secure IO service Bjorn Andersson @ 2017-03-18 4:15 ` Bjorn Andersson 2017-03-24 15:06 ` Rob Herring [not found] ` <20170318041523.29757-1-bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> 1 sibling, 1 reply; 6+ messages in thread From: Bjorn Andersson @ 2017-03-18 4:15 UTC (permalink / raw) To: Andy Gross Cc: Stephen Boyd, Rob Herring, Mark Rutland, David Brown, Srinivas Kandagatla, linux-kernel, linux-arm-msm, linux-soc, devicetree In order to aid post-mortem debugging the Qualcomm platforms provides a "memory download mode", where the boot loader will provide an interface for custom tools to "download" the content of RAM to a host machine. The mode is triggered by writing a magic value somehwere in RAM, that is read in the boot code path after a warm-restart. Two mechanism for setting this magic value are supported in modern platforms; a direct SCM call to enable the mode or through a secure io write of a magic value. In order for a normal reboot not to trigger "download mode" the magic must be cleared during a clean reboot. Download mode has to be enabled by including qcom_scm.download_mode=1 on the command line. Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> --- .../devicetree/bindings/firmware/qcom,scm.txt | 1 + drivers/firmware/qcom_scm-32.c | 6 ++++ drivers/firmware/qcom_scm-64.c | 16 +++++++++ drivers/firmware/qcom_scm.c | 42 ++++++++++++++++++++++ drivers/firmware/qcom_scm.h | 2 ++ 5 files changed, 67 insertions(+) diff --git a/Documentation/devicetree/bindings/firmware/qcom,scm.txt b/Documentation/devicetree/bindings/firmware/qcom,scm.txt index 20f26fbce875..8467a181f22c 100644 --- a/Documentation/devicetree/bindings/firmware/qcom,scm.txt +++ b/Documentation/devicetree/bindings/firmware/qcom,scm.txt @@ -18,6 +18,7 @@ Required properties: * Core, iface, and bus clocks required for "qcom,scm" - clock-names: Must contain "core" for the core clock, "iface" for the interface clock and "bus" for the bus clock per the requirements of the compatible. +- qcom,dload-mode-addr: Specifies the address for the download mode magic (optional) Example for MSM8916: diff --git a/drivers/firmware/qcom_scm-32.c b/drivers/firmware/qcom_scm-32.c index 4284745e5516..f944dae950ad 100644 --- a/drivers/firmware/qcom_scm-32.c +++ b/drivers/firmware/qcom_scm-32.c @@ -561,6 +561,12 @@ int __qcom_scm_pas_mss_reset(struct device *dev, bool reset) return ret ? : le32_to_cpu(out); } +int __qcom_scm_set_dload_mode(struct device *dev, bool enable) +{ + return qcom_scm_call_atomic2(QCOM_SCM_SVC_BOOT, QCOM_SCM_SET_DLOAD_MODE, + enable ? QCOM_SCM_SET_DLOAD_MODE : 0, 0); +} + int __qcom_scm_set_remote_state(struct device *dev, u32 state, u32 id) { struct { diff --git a/drivers/firmware/qcom_scm-64.c b/drivers/firmware/qcom_scm-64.c index eb92e67e9e41..9d7c37577be3 100644 --- a/drivers/firmware/qcom_scm-64.c +++ b/drivers/firmware/qcom_scm-64.c @@ -382,6 +382,22 @@ int __qcom_scm_set_remote_state(struct device *dev, u32 state, u32 id) return ret ? : res.a1; } +int __qcom_scm_set_dload_mode(struct device *dev, bool enable) +{ + struct qcom_scm_desc desc = {0}; + struct arm_smccc_res res; + int ret; + + desc.args[0] = QCOM_SCM_SET_DLOAD_MODE; + desc.args[1] = enable ? QCOM_SCM_SET_DLOAD_MODE : 0; + desc.arginfo = QCOM_SCM_ARGS(2); + + ret = qcom_scm_call(dev, QCOM_SCM_SVC_BOOT, QCOM_SCM_SET_DLOAD_MODE, + &desc, &res); + + return ret ? : res.a0; +} + int __qcom_scm_io_readl(struct device *dev, phys_addr_t addr) { struct qcom_scm_desc desc = {0}; diff --git a/drivers/firmware/qcom_scm.c b/drivers/firmware/qcom_scm.c index 7a443e3afb6a..a1632002c67c 100644 --- a/drivers/firmware/qcom_scm.c +++ b/drivers/firmware/qcom_scm.c @@ -19,6 +19,7 @@ #include <linux/cpumask.h> #include <linux/export.h> #include <linux/dma-mapping.h> +#include <linux/module.h> #include <linux/types.h> #include <linux/qcom_scm.h> #include <linux/of.h> @@ -28,6 +29,9 @@ #include "qcom_scm.h" +static bool download_mode; +module_param(download_mode, bool, 0); + #define SCM_HAS_CORE_CLK BIT(0) #define SCM_HAS_IFACE_CLK BIT(1) #define SCM_HAS_BUS_CLK BIT(2) @@ -38,6 +42,8 @@ struct qcom_scm { struct clk *iface_clk; struct clk *bus_clk; struct reset_controller_dev reset; + + phys_addr_t dload_mode_addr; }; static struct qcom_scm *__scm; @@ -327,6 +333,27 @@ int qcom_scm_io_writel(phys_addr_t addr, unsigned int val) } EXPORT_SYMBOL(qcom_scm_io_writel); +static void qcom_scm_set_download_mode(bool enable) +{ + bool avail; + int ret; + + avail = __qcom_scm_is_call_available(__scm->dev, + QCOM_SCM_SVC_BOOT, + QCOM_SCM_SET_DLOAD_MODE); + if (avail) { + ret = __qcom_scm_set_dload_mode(__scm->dev, enable); + if (ret) + dev_err(__scm->dev, "SCM failed to set download mode: %d\n", ret); + } else if (__scm->dload_mode_addr) { + ret = __qcom_scm_io_writel(__scm->dev, enable ? QCOM_SCM_SET_DLOAD_MODE : 0, 0x7b3000); + if (ret) + dev_err(__scm->dev, "SCM failed to set download mode: %d\n", ret); + } else { + dev_err(__scm->dev, "No available mechanism for setting download mode\n"); + } +} + /** * qcom_scm_is_available() - Checks if SCM is available */ @@ -347,6 +374,7 @@ static int qcom_scm_probe(struct platform_device *pdev) struct qcom_scm *scm; unsigned long clks; int ret; + u64 val; scm = devm_kzalloc(&pdev->dev, sizeof(*scm), GFP_KERNEL); if (!scm) @@ -400,9 +428,22 @@ static int qcom_scm_probe(struct platform_device *pdev) __qcom_scm_init(); + ret = of_property_read_u64(pdev->dev.of_node, "qcom,dload-mode-addr", &val); + if (!ret) + scm->dload_mode_addr = val; + + if (download_mode) + qcom_scm_set_download_mode(true); + return 0; } +void qcom_scm_shutdown(struct platform_device *pdev) +{ + if (download_mode) + qcom_scm_set_download_mode(false); +} + static const struct of_device_id qcom_scm_dt_match[] = { { .compatible = "qcom,scm-apq8064", /* FIXME: This should have .data = (void *) SCM_HAS_CORE_CLK */ @@ -430,6 +471,7 @@ static struct platform_driver qcom_scm_driver = { .of_match_table = qcom_scm_dt_match, }, .probe = qcom_scm_probe, + .shutdown = qcom_scm_shutdown, }; static int __init qcom_scm_init(void) diff --git a/drivers/firmware/qcom_scm.h b/drivers/firmware/qcom_scm.h index 327d5e0a1ec3..1655810c1b2f 100644 --- a/drivers/firmware/qcom_scm.h +++ b/drivers/firmware/qcom_scm.h @@ -14,9 +14,11 @@ #define QCOM_SCM_SVC_BOOT 0x1 #define QCOM_SCM_BOOT_ADDR 0x1 +#define QCOM_SCM_SET_DLOAD_MODE 0x10 #define QCOM_SCM_BOOT_ADDR_MC 0x11 #define QCOM_SCM_SET_REMOTE_STATE 0xa extern int __qcom_scm_set_remote_state(struct device *dev, u32 state, u32 id); +extern int __qcom_scm_set_dload_mode(struct device *dev, bool enable); #define QCOM_SCM_FLAG_HLOS 0x01 #define QCOM_SCM_FLAG_COLDBOOT_MC 0x02 -- 2.12.0 ^ permalink raw reply related [flat|nested] 6+ messages in thread
* Re: [PATCH 2/3] firmware: qcom: scm: Expose download-mode control 2017-03-18 4:15 ` [PATCH 2/3] firmware: qcom: scm: Expose download-mode control Bjorn Andersson @ 2017-03-24 15:06 ` Rob Herring 2017-03-26 5:13 ` Bjorn Andersson 0 siblings, 1 reply; 6+ messages in thread From: Rob Herring @ 2017-03-24 15:06 UTC (permalink / raw) To: Bjorn Andersson Cc: Andy Gross, Stephen Boyd, Mark Rutland, David Brown, Srinivas Kandagatla, linux-kernel, linux-arm-msm, linux-soc, devicetree On Fri, Mar 17, 2017 at 09:15:22PM -0700, Bjorn Andersson wrote: > In order to aid post-mortem debugging the Qualcomm platforms provides a > "memory download mode", where the boot loader will provide an interface > for custom tools to "download" the content of RAM to a host machine. > > The mode is triggered by writing a magic value somehwere in RAM, that is > read in the boot code path after a warm-restart. Two mechanism for > setting this magic value are supported in modern platforms; a direct SCM > call to enable the mode or through a secure io write of a magic value. > > In order for a normal reboot not to trigger "download mode" the magic > must be cleared during a clean reboot. > > Download mode has to be enabled by including qcom_scm.download_mode=1 on > the command line. > > Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> > --- > .../devicetree/bindings/firmware/qcom,scm.txt | 1 + > drivers/firmware/qcom_scm-32.c | 6 ++++ > drivers/firmware/qcom_scm-64.c | 16 +++++++++ > drivers/firmware/qcom_scm.c | 42 ++++++++++++++++++++++ > drivers/firmware/qcom_scm.h | 2 ++ > 5 files changed, 67 insertions(+) > > diff --git a/Documentation/devicetree/bindings/firmware/qcom,scm.txt b/Documentation/devicetree/bindings/firmware/qcom,scm.txt > index 20f26fbce875..8467a181f22c 100644 > --- a/Documentation/devicetree/bindings/firmware/qcom,scm.txt > +++ b/Documentation/devicetree/bindings/firmware/qcom,scm.txt > @@ -18,6 +18,7 @@ Required properties: > * Core, iface, and bus clocks required for "qcom,scm" > - clock-names: Must contain "core" for the core clock, "iface" for the interface > clock and "bus" for the bus clock per the requirements of the compatible. > +- qcom,dload-mode-addr: Specifies the address for the download mode magic (optional) Size? 1 cell, 2 cell(, red cell, blue cell) or follows #addr-cells? Rob ^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH 2/3] firmware: qcom: scm: Expose download-mode control 2017-03-24 15:06 ` Rob Herring @ 2017-03-26 5:13 ` Bjorn Andersson 2017-03-27 18:53 ` Rob Herring 0 siblings, 1 reply; 6+ messages in thread From: Bjorn Andersson @ 2017-03-26 5:13 UTC (permalink / raw) To: Rob Herring Cc: Andy Gross, Stephen Boyd, Mark Rutland, David Brown, Srinivas Kandagatla, linux-kernel, linux-arm-msm, linux-soc, devicetree On Fri 24 Mar 08:06 PDT 2017, Rob Herring wrote: > On Fri, Mar 17, 2017 at 09:15:22PM -0700, Bjorn Andersson wrote: [..] > > diff --git a/Documentation/devicetree/bindings/firmware/qcom,scm.txt b/Documentation/devicetree/bindings/firmware/qcom,scm.txt > > index 20f26fbce875..8467a181f22c 100644 > > --- a/Documentation/devicetree/bindings/firmware/qcom,scm.txt > > +++ b/Documentation/devicetree/bindings/firmware/qcom,scm.txt > > @@ -18,6 +18,7 @@ Required properties: > > * Core, iface, and bus clocks required for "qcom,scm" > > - clock-names: Must contain "core" for the core clock, "iface" for the interface > > clock and "bus" for the bus clock per the requirements of the compatible. > > +- qcom,dload-mode-addr: Specifies the address for the download mode magic (optional) > > Size? 1 cell, 2 cell(, red cell, blue cell) or follows #addr-cells? > I believe this implementation only applies to the 64-bit systems, but it's probably better to make it follow (or at least claim that it follows) #address-cells. I can update the description to include this. Regards, Bjorn ^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH 2/3] firmware: qcom: scm: Expose download-mode control 2017-03-26 5:13 ` Bjorn Andersson @ 2017-03-27 18:53 ` Rob Herring 0 siblings, 0 replies; 6+ messages in thread From: Rob Herring @ 2017-03-27 18:53 UTC (permalink / raw) To: Bjorn Andersson Cc: Andy Gross, Stephen Boyd, Mark Rutland, David Brown, Srinivas Kandagatla, linux-kernel@vger.kernel.org, linux-arm-msm, open list:ARM/QUALCOMM SUPPORT, devicetree@vger.kernel.org On Sun, Mar 26, 2017 at 12:13 AM, Bjorn Andersson <bjorn.andersson@linaro.org> wrote: > On Fri 24 Mar 08:06 PDT 2017, Rob Herring wrote: > >> On Fri, Mar 17, 2017 at 09:15:22PM -0700, Bjorn Andersson wrote: > [..] >> > diff --git a/Documentation/devicetree/bindings/firmware/qcom,scm.txt b/Documentation/devicetree/bindings/firmware/qcom,scm.txt >> > index 20f26fbce875..8467a181f22c 100644 >> > --- a/Documentation/devicetree/bindings/firmware/qcom,scm.txt >> > +++ b/Documentation/devicetree/bindings/firmware/qcom,scm.txt >> > @@ -18,6 +18,7 @@ Required properties: >> > * Core, iface, and bus clocks required for "qcom,scm" >> > - clock-names: Must contain "core" for the core clock, "iface" for the interface >> > clock and "bus" for the bus clock per the requirements of the compatible. >> > +- qcom,dload-mode-addr: Specifies the address for the download mode magic (optional) >> >> Size? 1 cell, 2 cell(, red cell, blue cell) or follows #addr-cells? >> > > I believe this implementation only applies to the 64-bit systems, but > it's probably better to make it follow (or at least claim that it > follows) #address-cells. Saying it is fixed 2 cells is fine and slightly easier to parse. Just be explicit. Rob ^ permalink raw reply [flat|nested] 6+ messages in thread
[parent not found: <20170318041523.29757-1-bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>]
* [PATCH 3/3] arm64: dts: qcom: msm8996: Specify dload address [not found] ` <20170318041523.29757-1-bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> @ 2017-03-18 4:15 ` Bjorn Andersson 0 siblings, 0 replies; 6+ messages in thread From: Bjorn Andersson @ 2017-03-18 4:15 UTC (permalink / raw) To: Andy Gross Cc: Stephen Boyd, Rob Herring, Mark Rutland, David Brown, Srinivas Kandagatla, linux-kernel-u79uwXL29TY76Z2rM5mHXA, linux-arm-msm-u79uwXL29TY76Z2rM5mHXA, linux-soc-u79uwXL29TY76Z2rM5mHXA, devicetree-u79uwXL29TY76Z2rM5mHXA On some msm8996 boards a secure io-write is used to write the magic for selecting "download mode", specify this address in the DeviceTree. Signed-off-by: Bjorn Andersson <bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> --- arch/arm64/boot/dts/qcom/msm8996.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi index 500f5c7e8397..7464f5f7be82 100644 --- a/arch/arm64/boot/dts/qcom/msm8996.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi @@ -262,6 +262,8 @@ firmware { scm { compatible = "qcom,scm-msm8996"; + + qcom,dload-mode-addr = <0x0 0x7b3000>; }; }; -- 2.12.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 6+ messages in thread
end of thread, other threads:[~2017-03-27 18:53 UTC | newest] Thread overview: 6+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2017-03-18 4:15 [PATCH 1/3] firmware: qcom: scm: Expose secure IO service Bjorn Andersson 2017-03-18 4:15 ` [PATCH 2/3] firmware: qcom: scm: Expose download-mode control Bjorn Andersson 2017-03-24 15:06 ` Rob Herring 2017-03-26 5:13 ` Bjorn Andersson 2017-03-27 18:53 ` Rob Herring [not found] ` <20170318041523.29757-1-bjorn.andersson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> 2017-03-18 4:15 ` [PATCH 3/3] arm64: dts: qcom: msm8996: Specify dload address Bjorn Andersson
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).