From mboxrd@z Thu Jan 1 00:00:00 1970 From: Maxime Ripard Subject: Re: [PATCH 02/11] arm64: allwinner: a64: add NMI controller on A64 Date: Wed, 5 Apr 2017 09:28:32 +0200 Message-ID: <20170405072832.qunhfngatebcgn4q@lukather> References: <20170404180145.12897-1-icenowy@aosc.io> <20170404180145.12897-3-icenowy@aosc.io> <20170405061137.n66ectbkl7a2fv5f@lukather> Reply-To: maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org Mime-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="eeycty3laeqjexmn" Return-path: Sender: linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org Content-Disposition: inline In-Reply-To: List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , To: Chen-Yu Tsai Cc: Icenowy Zheng , Lee Jones , Rob Herring , Liam Girdwood , devicetree , linux-sunxi , linux-kernel , linux-arm-kernel List-Id: devicetree@vger.kernel.org --eeycty3laeqjexmn Content-Type: text/plain; charset=UTF-8 Content-Disposition: inline On Wed, Apr 05, 2017 at 02:20:31PM +0800, Chen-Yu Tsai wrote: > On Wed, Apr 5, 2017 at 2:11 PM, Maxime Ripard > wrote: > > On Wed, Apr 05, 2017 at 11:51:45AM +0800, Chen-Yu Tsai wrote: > >> On Wed, Apr 5, 2017 at 2:01 AM, Icenowy Zheng wrote: > >> > Allwinner A64 SoC features a NMI controller, which is usually connected > >> > to the AXP PMIC. > >> > > >> > Add support for it. > >> > > >> > Signed-off-by: Icenowy Zheng > >> > >> This might not be the best representation of the R_INTC block. Though > >> we'd need to change it for all SoCs if we want to be accurate. For now, > > > > What do you think would be a good representation? > > My gut feeling is that this is the old INTC from sun4/5i. Ah, that would make sense. > It's supposed to be the interrupt controller for the embedded low > power core. I've not done a thorough comparison though. Do we have some documentation / code for this one? Thanks, Maxime -- Maxime Ripard, Free Electrons Embedded Linux and Kernel engineering http://free-electrons.com --eeycty3laeqjexmn--