From: Florian Fainelli <f.fainelli@gmail.com>
To: linux-arm-kernel@lists.infradead.org
Cc: "Florian Fainelli" <f.fainelli@gmail.com>,
"Rob Herring" <robh+dt@kernel.org>,
"Mark Rutland" <mark.rutland@arm.com>,
"Brian Norris" <computersforpeace@gmail.com>,
"Gregory Fong" <gregory.0xf0@gmail.com>,
"maintainer:BROADCOM BCM7XXX ARM ARCHITECTURE"
<bcm-kernel-feedback-list@broadcom.com>,
"Hauke Mehrtens" <hauke@hauke-m.de>,
"Rafał Miłecki" <zajec5@gmail.com>,
"Ralf Baechle" <ralf@linux-mips.org>,
"Markus Mayer" <mmayer@broadcom.com>,
"Arnd Bergmann" <arnd@arndb.de>, "Eric Anholt" <eric@anholt.net>,
"Justin Chen" <justinpopo6@gmail.com>,
"Doug Berger" <opendmb@gmail.com>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>,
"open list" <linux-kernel@vger.kernel.org>,
"open list:BROADCOM BCM47XX MIPS ARCHITEC"
<linux-mips@linux-mips.org>
Subject: [PATCH v2 1/4] dt-bindings: ARM: brcmstb: Update Broadcom STB Power Management binding
Date: Mon, 26 Jun 2017 15:32:41 -0700 [thread overview]
Message-ID: <20170626223248.14199-2-f.fainelli@gmail.com> (raw)
In-Reply-To: <20170626223248.14199-1-f.fainelli@gmail.com>
Update the Broadcom STB Power Management binding document with new
compatible strings for the DDR PHY and memory controller found on newer
chips.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
---
Documentation/devicetree/bindings/arm/bcm/brcm,brcmstb.txt | 6 +++++-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/arm/bcm/brcm,brcmstb.txt b/Documentation/devicetree/bindings/arm/bcm/brcm,brcmstb.txt
index 0d0c1ae81bed..790e6b0b8306 100644
--- a/Documentation/devicetree/bindings/arm/bcm/brcm,brcmstb.txt
+++ b/Documentation/devicetree/bindings/arm/bcm/brcm,brcmstb.txt
@@ -164,6 +164,8 @@ Control registers for this memory controller's DDR PHY.
Required properties:
- compatible : should contain one of these
+ "brcm,brcmstb-ddr-phy-v71.1"
+ "brcm,brcmstb-ddr-phy-v72.0"
"brcm,brcmstb-ddr-phy-v225.1"
"brcm,brcmstb-ddr-phy-v240.1"
"brcm,brcmstb-ddr-phy-v240.2"
@@ -184,7 +186,9 @@ Sequencer DRAM parameters and control registers. Used for Self-Refresh
Power-Down (SRPD), among other things.
Required properties:
-- compatible : should contain "brcm,brcmstb-memc-ddr"
+- compatible : should contain one of these
+ "brcm,brcmstb-memc-ddr-rev-b.2.2"
+ "brcm,brcmstb-memc-ddr"
- reg : the MEMC DDR register range
Example:
--
2.9.3
next prev parent reply other threads:[~2017-06-26 22:32 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-26 22:32 [PATCH v2 0/4] Broadcom STB S2/S3/S5 support for ARM and MIPS Florian Fainelli
2017-06-26 22:32 ` Florian Fainelli [this message]
[not found] ` <20170626223248.14199-2-f.fainelli-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-06-28 23:23 ` [PATCH v2 1/4] dt-bindings: ARM: brcmstb: Update Broadcom STB Power Management binding Rob Herring
2017-06-26 22:32 ` [PATCH 1/4] misc: sram: Allow ARM64 to select SRAM_EXEC Florian Fainelli
2017-06-27 17:38 ` Mark Rutland
2017-06-27 18:21 ` Florian Fainelli
[not found] ` <171ae8ff-2af2-65e3-9796-308b21976876-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-06-28 14:57 ` Mark Rutland
2017-06-26 22:32 ` [PATCH 2/4] misc: sram-exec: Use aligned fncpy instead of memcpy Florian Fainelli
2017-06-26 22:32 ` [PATCH v2 2/4] soc: bcm: brcmstb: Add support for S2/S3/S5 suspend states (ARM) Florian Fainelli
[not found] ` <20170626223248.14199-5-f.fainelli-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-06-27 18:01 ` Mark Rutland
2017-06-27 18:41 ` Florian Fainelli
2017-06-26 22:32 ` [PATCH v2 3/4] dt-bindings: Document MIPS Broadcom STB power management nodes Florian Fainelli
2017-06-26 22:32 ` [PATCH 3/4] dt-bindings: Document the Broadcom STB wake-up timer node Florian Fainelli
2017-06-26 22:32 ` [PATCH 4/4] rtc: brcmstb-waketimer: Add Broadcom STB wake-timer Florian Fainelli
2017-06-26 22:32 ` [PATCH v2 4/4] soc bcm: brcmstb: Add support for S2/S3/S5 suspend states (MIPS) Florian Fainelli
2017-06-26 22:35 ` [PATCH v2 0/4] Broadcom STB S2/S3/S5 support for ARM and MIPS Florian Fainelli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170626223248.14199-2-f.fainelli@gmail.com \
--to=f.fainelli@gmail.com \
--cc=arnd@arndb.de \
--cc=bcm-kernel-feedback-list@broadcom.com \
--cc=computersforpeace@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=eric@anholt.net \
--cc=gregory.0xf0@gmail.com \
--cc=hauke@hauke-m.de \
--cc=justinpopo6@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=mark.rutland@arm.com \
--cc=mmayer@broadcom.com \
--cc=opendmb@gmail.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
--cc=zajec5@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).