From: Varadarajan Narayanan <varada@codeaurora.org>
To: Stanimir Varbanov <svarbanov@mm-sol.com>
Cc: bhelgaas@google.com, robh+dt@kernel.org, mark.rutland@arm.com,
kishon@ti.com, sboyd@codeaurora.org, vivek.gautam@codeaurora.org,
fengguang.wu@intel.com, weiyongjun1@huawei.com,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
smuthayy <smuthayy@codeaurora.org>
Subject: Re: [PATCH v6 7/7] PCI: dwc: qcom: Add support for IPQ8074 PCIe controller
Date: Thu, 17 Aug 2017 14:01:17 +0530 [thread overview]
Message-ID: <20170817083116.GA9649@codeaurora.org> (raw)
In-Reply-To: <710f8933-df3a-7666-f5c5-861dd9761dba@mm-sol.com>
Stanimir,
> Hi,
>
> Thanks for the patch.
>
> On 31.07.2017 09:34, Varadarajan Narayanan wrote:
> >Add support for the IPQ8074 PCIe controller. IPQ8074 supports
> >Gen 1/2, one lane, two PCIe root complex with support for MSI and
> >legacy interrupts, and it conforms to PCI Express Base 2.1
> >specification.
> >
> >The core init is the similar to the existing SoC, however the
> >clocks and reset lines differ.
> >
> >Signed-off-by: smuthayy <smuthayy@codeaurora.org>
> >Signed-off-by: Varadarajan Narayanan <varada@codeaurora.org>
<snip>
> >+static int qcom_pcie_2_3_3_reset(struct qcom_pcie *pcie)
> >+{
> >+ struct qcom_pcie_resources_2_3_3 *res = &pcie->res.v2_3_3;
> >+ int i, ret;
> >+
> >+ for (i = 0; i < ARRAY_SIZE(res->rst); i++) {
> >+ ret = reset_control_assert(res->rst[i]);
> >+ if (ret) {
> >+ dev_err(pcie->pci->dev,
> >+ "%s: reset assert failed for %d\n",
> >+ __func__, i);
> >+ return ret;
> >+ }
> >+ }
> >+
> >+ msleep(20);
>
> Could you explain why we need to wait for 20ms.
>
> >+
> >+ for (i = 0; i < ARRAY_SIZE(res->rst); i++) {
> >+ ret = reset_control_deassert(res->rst[i]);
> >+ if (ret) {
> >+ dev_err(pcie->pci->dev,
> >+ "%s: reset deassert failed for %d\n",
> >+ __func__, i);
> >+ return ret;
> >+ }
> >+ }
> >+
> >+ msleep(20);
>
> Same comment as above.
<snip>
Sorry about the delay. I tried to contact the hardware folks
to get more clarity about these delays. However, I haven't
received any response from them till now. Unfortunately, the
PCIe link doesn't come up without these delays.
I was able to get the PCIe link with the above delays
reduced to 2ms. I have posted v7 of these patches addressing
your other comments and the above delays reduced to 2ms. Can
you please review and provide your feedback.
If everything else (other than these delays) is ok, can this
patch be accepted? Meanwhile, I will follow up with the
hardware folks and based on their response post a patch that
removes the delay or provides a proper explanation for these
delays.
Please let me know.
Thanks
Varada
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
next prev parent reply other threads:[~2017-08-17 8:31 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-31 6:34 [PATCH v6 0/7] Add support for IPQ8074 PCIe phy and controller Varadarajan Narayanan
2017-07-31 6:34 ` [PATCH v6 2/7] dt-bindings: phy: qmp: Add support for QMP phy in IPQ8074 Varadarajan Narayanan
2017-08-03 23:05 ` Bjorn Helgaas
2017-08-03 23:38 ` Rob Herring
[not found] ` <1501482857-14100-1-git-send-email-varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2017-07-31 6:34 ` [PATCH v6 1/7] dt-bindings: phy: qmp: Add output-clock-names Varadarajan Narayanan
2017-08-03 23:04 ` Bjorn Helgaas
2017-07-31 6:34 ` [PATCH v6 3/7] phy: qcom-qmp: Fix phy pipe clock name Varadarajan Narayanan
2017-07-31 6:34 ` [PATCH v6 4/7] phy: qcom-qmp: Add support for IPQ8074 Varadarajan Narayanan
2017-07-31 6:34 ` [PATCH v6 5/7] PCI: dwc: qcom: Use block IP version for operations Varadarajan Narayanan
[not found] ` <1501482857-14100-6-git-send-email-varada-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2017-08-02 18:34 ` Stanimir Varbanov
2017-07-31 6:34 ` [PATCH v6 6/7] dt-bindings: pci: qcom: Add support for IPQ8074 Varadarajan Narayanan
2017-08-03 23:39 ` Rob Herring
2017-07-31 6:34 ` [PATCH v6 7/7] PCI: dwc: qcom: Add support for IPQ8074 PCIe controller Varadarajan Narayanan
2017-08-02 20:40 ` Stanimir Varbanov
2017-08-17 8:31 ` Varadarajan Narayanan [this message]
2017-08-02 5:08 ` [PATCH v6 0/7] Add support for IPQ8074 PCIe phy and controller Kishon Vijay Abraham I
2017-08-03 23:07 ` Bjorn Helgaas
2017-08-20 10:58 ` Kishon Vijay Abraham I
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170817083116.GA9649@codeaurora.org \
--to=varada@codeaurora.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=fengguang.wu@intel.com \
--cc=kishon@ti.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@codeaurora.org \
--cc=smuthayy@codeaurora.org \
--cc=svarbanov@mm-sol.com \
--cc=vivek.gautam@codeaurora.org \
--cc=weiyongjun1@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).