From: Shawn Guo <shawnguo@kernel.org>
To: Bjorn Helgaas <helgaas@kernel.org>
Cc: Bjorn Helgaas <bhelgaas@google.com>,
devicetree@vger.kernel.org, linux-pci@vger.kernel.org,
Jianguo Sun <sunjianguo1@huawei.com>,
Rob Herring <robh+dt@kernel.org>,
Jiancheng Xue <xuejiancheng@hisilicon.com>,
Shawn Guo <shawn.guo@linaro.org>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH] PCI: hisi: add PCIe driver support for HiSilicon STB SoCs
Date: Mon, 23 Oct 2017 11:04:38 +0800 [thread overview]
Message-ID: <20171023030437.GH8700@dragon> (raw)
In-Reply-To: <20171020225248.GV6332@bhelgaas-glaptop.roam.corp.google.com>
Hi Bjorn,
Thanks for taking time to look at the patch.
On Fri, Oct 20, 2017 at 05:52:48PM -0500, Bjorn Helgaas wrote:
> On Sun, Oct 15, 2017 at 01:06:11PM +0800, Shawn Guo wrote:
> > From: Jianguo Sun <sunjianguo1@huawei.com>
> >
> > Add PCIe controller driver for HiSilicon STB SoCs,
> > the controller is based on the DesignWare's PCIe core.
>
> s/DesignWare's/DesignWare/
>
> > Signed-off-by: Jianguo Sun <sunjianguo1@huawei.com>
> > Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
> > ---
> > .../bindings/pci/hisilicon-histb-pcie.txt | 66 +++
> > drivers/pci/dwc/Kconfig | 10 +
> > drivers/pci/dwc/Makefile | 1 +
> > drivers/pci/dwc/pcie-histb.c | 469 +++++++++++++++++++++
> > 4 files changed, 546 insertions(+)
> > create mode 100644 Documentation/devicetree/bindings/pci/hisilicon-histb-pcie.txt
> > create mode 100644 drivers/pci/dwc/pcie-histb.c
>
> Looks beautiful overall!
>
> This needs a MAINTAINERS update so "./scripts/get_maintainer.pl -f" prints
> something useful.
Okay, I will add a MAINTAINERS entry for this driver.
> A few minor nits below that I would fix myself, but since you need to
> supply the MAINTAINERS update anyway, I'll let you do it :)
Thanks for all the suggestions. We fixed them all, and the code does
look nicer.
Shawn
next prev parent reply other threads:[~2017-10-23 3:04 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-15 5:06 [PATCH] PCI: hisi: add PCIe driver support for HiSilicon STB SoCs Shawn Guo
2017-10-20 22:52 ` Bjorn Helgaas
2017-10-23 3:04 ` Shawn Guo [this message]
[not found] ` <1508043971-23216-1-git-send-email-shawnguo-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
2017-10-22 9:36 ` Ard Biesheuvel
2017-10-23 6:32 ` Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171023030437.GH8700@dragon \
--to=shawnguo@kernel.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=helgaas@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-pci@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=shawn.guo@linaro.org \
--cc=sunjianguo1@huawei.com \
--cc=xuejiancheng@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).