From: Rob Herring <robh@kernel.org>
To: Archit Taneja <architt@codeaurora.org>
Cc: robdclark@gmail.com, dri-devel@lists.freedesktop.org,
linux-arm-msm@vger.kernel.org, latkinso@codeaurora.org,
sibis@codeaurora.org, devicetree@vger.kernel.org
Subject: Re: [PATCH 6/7] dt-bindings: display: msm/dsi: Add compatible for 14nm DSI PHY
Date: Mon, 29 Jan 2018 11:15:44 -0600 [thread overview]
Message-ID: <20180129171544.st53376xyjep2cfx@rob-hp-laptop> (raw)
In-Reply-To: <20180117093448.4102-7-architt@codeaurora.org>
On Wed, Jan 17, 2018 at 03:04:47PM +0530, Archit Taneja wrote:
> Add the compatible string for 14nm DSI PHY (used in MSM8996/APQ8096).
> From 14nm PHY onwards, the "dsi_phy_regulator" reg-name is not required,
> but "dsi_phy_lane" reg-name is. Update the doc to specify the reg-names
> each PHY revision needs.
>
> Cc: Rob Herring <robh@kernel.org>
> Cc: devicetree@vger.kernel.org
> Signed-off-by: Archit Taneja <architt@codeaurora.org>
> ---
> Documentation/devicetree/bindings/display/msm/dsi.txt | 13 +++++++++++--
> 1 file changed, 11 insertions(+), 2 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/display/msm/dsi.txt b/Documentation/devicetree/bindings/display/msm/dsi.txt
> index 9c3ad6bbb9f0..26a1796b7145 100644
> --- a/Documentation/devicetree/bindings/display/msm/dsi.txt
> +++ b/Documentation/devicetree/bindings/display/msm/dsi.txt
> @@ -86,12 +86,19 @@ Required properties:
> * "qcom,dsi-phy-28nm-lp"
> * "qcom,dsi-phy-20nm"
> * "qcom,dsi-phy-28nm-8960"
> -- reg: Physical base address and length of the registers of PLL, PHY and PHY
> - regulator
> + * "qcom,dsi-phy-14nm"
> +- reg: Physical base address and length of the registers of PLL, PHY. Some
> + revisions require the PHY regulator base address, whereas others require the
> + PHY lane base address. See below for each PHY revision.
> - reg-names: The names of register regions. The following regions are required:
> + For DSI 28nm HPM/LP/8960 PHYs and 20nm PHY:
> * "dsi_pll"
> * "dsi_phy"
> * "dsi_phy_regulator"
> + For DSI 14nm PHY:
> + * "dsi_pll"
> + * "dsi_phy"
> + * "dsi_phy_lane"
> - clock-cells: Must be 1. The DSI PHY block acts as a clock provider, creating
> 2 clocks: A byte clock (index 0), and a pixel clock (index 1).
> - power-domains: Should be <&mmcc MDSS_GDSC>.
> @@ -102,6 +109,8 @@ Required properties:
> - vddio-supply: phandle to vdd-io regulator device node
> For 20nm PHY:
> - vddio-supply: phandle to vdd-io regulator device node
> +- vcca-supply: phandle to vcca regulator device node
Did you mean to add this?
> + For 14nm PHY:
> - vcca-supply: phandle to vcca regulator device node
>
> Optional properties:
> --
> The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
> hosted by The Linux Foundation
>
next prev parent reply other threads:[~2018-01-29 17:15 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20180117093448.4102-1-architt@codeaurora.org>
2018-01-17 9:34 ` [PATCH 4/7] dt-bindings: display: msm/dsi: Remove unused properties Archit Taneja
2018-01-29 17:11 ` Rob Herring
2018-01-17 9:34 ` [PATCH 5/7] dt-bindings: display: msm/dsi: Fix the PHY regulator supply props Archit Taneja
[not found] ` <20180117093448.4102-6-architt-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2018-01-29 17:13 ` Rob Herring
2018-01-17 9:34 ` [PATCH 6/7] dt-bindings: display: msm/dsi: Add compatible for 14nm DSI PHY Archit Taneja
2018-01-29 17:15 ` Rob Herring [this message]
2018-01-31 6:40 ` Archit Taneja
2018-01-31 16:20 ` Rob Clark
[not found] ` <CAF6AEGsLrXBUub9Y5r-bTY2OPDksRSDjYpJXYoKxYp3MvHCP2w-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-02-01 5:29 ` Archit Taneja
2018-02-01 14:41 ` Rob Herring
2018-01-17 9:34 ` [PATCH 7/7] dt-bindings: display: msm/dsi: Add updates for SDM845 Archit Taneja
2018-01-29 17:16 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180129171544.st53376xyjep2cfx@rob-hp-laptop \
--to=robh@kernel.org \
--cc=architt@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=latkinso@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=robdclark@gmail.com \
--cc=sibis@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox