From: Vinod Koul <vinod.koul@intel.com>
To: Sean Wang <sean.wang@mediatek.com>
Cc: dan.j.williams@intel.com, robh+dt@kernel.org,
mark.rutland@arm.com, dmaengine@vger.kernel.org,
devicetree@vger.kernel.org, linux-mediatek@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org,
Randy Dunlap <rdunlap@infradead.org>,
Fengguang Wu <fengguang.wu@intel.com>,
Julia Lawall <julia.lawall@lip6.fr>
Subject: Re: [PATCH v5 2/3] dmaengine: mediatek: Add MediaTek High-Speed DMA controller for MT7622 and MT7623 SoC
Date: Thu, 1 Mar 2018 18:26:49 +0530 [thread overview]
Message-ID: <20180301125649.GH15443@localhost> (raw)
In-Reply-To: <1519900021.8089.136.camel@mtkswgap22>
On Thu, Mar 01, 2018 at 06:27:01PM +0800, Sean Wang wrote:
> On Thu, 2018-03-01 at 13:53 +0530, Vinod Koul wrote:
> > On Sun, Feb 18, 2018 at 03:08:30AM +0800, sean.wang@mediatek.com wrote:
> >
> > > @@ -0,0 +1,1054 @@
> > > +// SPDX-License-Identifier: GPL-2.0
> > // Copyright ...
> >
> > The copyright line needs to follow SPDX tag line
> >
>
> okay, I will make it reorder and be something like that
>
> // SPDX-License-Identifier: GPL-2.0
> /*
> * Copyright (c) 2017-2018 MediaTek Inc.
> * Author: Sean Wang <sean.wang@mediatek.com>
> *
> * Driver for MediaTek High-Speed DMA Controller
> *
> */
It needs to be:
// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2017-2018 MediaTek Inc.
/*
* whatever else you want
*/
The first two lines are in C99 style comment and need to have SPDX tag and
Copyright info
> the point is I learned from other subsystem makes the driver name be
> same with the module name with KBUILD_MODNAME.
>
> If you really don't like it, I can just change it into
>
> #define MTK_DMA_DEV "mtk-hsdma"
It is used only once, why not use KBUILD_MODNAME directly?
>
> > > +
> > > +#define MTK_HSDMA_USEC_POLL 20
> > > +#define MTK_HSDMA_TIMEOUT_POLL 200000
> > > +#define MTK_HSDMA_DMA_BUSWIDTHS BIT(DMA_SLAVE_BUSWIDTH_UNDEFINED)
> >
> > Undefined buswidth??
??
> > > +/**
> > > + * struct mtk_hsdma_pdesc - This is the struct holding info describing physical
> > > + * descriptor (PD) and its placement must be kept at
> > > + * 4-bytes alignment in little endian order.
> > > + * @desc[1-4]: The control pad used to indicate hardware how to
> >
> > pls align to 80char or lesser
> >
>
> weird, it seems the line is already with 80 char and pass the
> checkpatch.pl. or do I misunderstand something ?
Okay please check. With text it helps to wrap before that
> > > + /*
> > > + * Updating into hardware the pointer of TX ring lets HSDMA to take
> > > + * action for those pending PDs.
> > > + */
> > > + mtk_dma_write(hsdma, MTK_HSDMA_TX_CPU, ring->cur_tptr);
> > > +
> > > + spin_unlock_irqrestore(&hsdma->lock, flags);
> > > +
> > > + return !hvd->len ? 0 : -ENOSPC;
> >
> > you already wrote and started txn, so why this?
> >
>
> it's possible just partial virtual descriptor fits into hardware and
> then return -ENOSPC. And it will start it to complete the remaining part
> as soon as possible when some rooms is being freed.
Either ways you have issued the descriptor, so you succeed right?
> > shouldn't we check if next is in range, we can crash if we get bad value
> > from hardware..
>
> okay, there are checks for next with ddone bit check and null check in
> the corresponding descriptor as the following.
what if you get bad next value
>
> > > + rxd = &pc->ring.rxd[next];
resulting in bad ref here
--
~Vinod
next prev parent reply other threads:[~2018-03-01 12:56 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-17 19:08 [PATCH v5 0/3] add support for Mediatek High-Speed DMA controller on MT7622 and MT7623 SoC sean.wang
[not found] ` <cover.1518857746.git.sean.wang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2018-02-17 19:08 ` [PATCH v5 1/3] dt-bindings: dmaengine: Add MediaTek High-Speed DMA controller bindings sean.wang-NuS5LvNUpcJWk0Htik3J/w
[not found] ` <94e4a39e05a30f2ca3fafb61d19777f41fa49645.1518857747.git.sean.wang-NuS5LvNUpcJWk0Htik3J/w@public.gmane.org>
2018-02-19 20:31 ` Rob Herring
2018-02-17 19:08 ` [PATCH v5 2/3] dmaengine: mediatek: Add MediaTek High-Speed DMA controller for MT7622 and MT7623 SoC sean.wang-NuS5LvNUpcJWk0Htik3J/w
2018-03-01 8:23 ` Vinod Koul
2018-03-01 10:27 ` Sean Wang
2018-03-01 12:56 ` Vinod Koul [this message]
2018-03-02 6:47 ` Sean Wang
2018-03-02 8:17 ` Vinod Koul
2018-03-02 9:51 ` Sean Wang
2018-02-17 19:08 ` [PATCH v5 3/3] dmaengine: mediatek: update MAINTAINERS entry with MediaTek DMA driver sean.wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180301125649.GH15443@localhost \
--to=vinod.koul@intel.com \
--cc=dan.j.williams@intel.com \
--cc=devicetree@vger.kernel.org \
--cc=dmaengine@vger.kernel.org \
--cc=fengguang.wu@intel.com \
--cc=julia.lawall@lip6.fr \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=rdunlap@infradead.org \
--cc=robh+dt@kernel.org \
--cc=sean.wang@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).