From: Rob Herring <robh@kernel.org>
To: Jerome Brunet <jbrunet@baylibre.com>
Cc: Neil Armstrong <narmstrong@baylibre.com>,
Carlo Caione <carlo@caione.org>,
Kevin Hilman <khilman@baylibre.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 5/7] clk: meson: axg: export audio clock controller id bindings
Date: Tue, 1 May 2018 09:31:15 -0500 [thread overview]
Message-ID: <20180501143115.GA17513@rob-hp-laptop> (raw)
In-Reply-To: <20180425163304.10852-6-jbrunet@baylibre.com>
On Wed, Apr 25, 2018 at 06:33:02PM +0200, Jerome Brunet wrote:
> export the clock ids dt-bindings usable by the consumers of the axg
> audio clock controller
Capitalization and punctuation would be nice.
>
> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
> ---
> include/dt-bindings/clock/axg-audio-clkc.h | 94 ++++++++++++++++++++++++++++++
> 1 file changed, 94 insertions(+)
> create mode 100644 include/dt-bindings/clock/axg-audio-clkc.h
This can be combined with the next patch. Otherwise,
Reviewed-by: Rob Herring <robh@kernel.org>
>
> diff --git a/include/dt-bindings/clock/axg-audio-clkc.h b/include/dt-bindings/clock/axg-audio-clkc.h
> new file mode 100644
> index 000000000000..4426ae655858
> --- /dev/null
> +++ b/include/dt-bindings/clock/axg-audio-clkc.h
> @@ -0,0 +1,94 @@
> +/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
> +/*
> + * Copyright (c) 2018 Baylibre SAS.
> + * Author: Jerome Brunet <jbrunet@baylibre.com>
> + */
> +
> +#ifndef __AXG_AUDIO_CLKC_BINDINGS_H
> +#define __AXG_AUDIO_CLKC_BINDINGS_H
> +
> +#define AUD_CLKID_SLV_SCLK0 9
> +#define AUD_CLKID_SLV_SCLK1 10
> +#define AUD_CLKID_SLV_SCLK2 11
> +#define AUD_CLKID_SLV_SCLK3 12
> +#define AUD_CLKID_SLV_SCLK4 13
> +#define AUD_CLKID_SLV_SCLK5 14
> +#define AUD_CLKID_SLV_SCLK6 15
> +#define AUD_CLKID_SLV_SCLK7 16
> +#define AUD_CLKID_SLV_SCLK8 17
> +#define AUD_CLKID_SLV_SCLK9 18
> +#define AUD_CLKID_SLV_LRCLK0 19
> +#define AUD_CLKID_SLV_LRCLK1 20
> +#define AUD_CLKID_SLV_LRCLK2 21
> +#define AUD_CLKID_SLV_LRCLK3 22
> +#define AUD_CLKID_SLV_LRCLK4 23
> +#define AUD_CLKID_SLV_LRCLK5 24
> +#define AUD_CLKID_SLV_LRCLK6 25
> +#define AUD_CLKID_SLV_LRCLK7 26
> +#define AUD_CLKID_SLV_LRCLK8 27
> +#define AUD_CLKID_SLV_LRCLK9 28
> +#define AUD_CLKID_DDR_ARB 29
> +#define AUD_CLKID_PDM 30
> +#define AUD_CLKID_TDMIN_A 31
> +#define AUD_CLKID_TDMIN_B 32
> +#define AUD_CLKID_TDMIN_C 33
> +#define AUD_CLKID_TDMIN_LB 34
> +#define AUD_CLKID_TDMOUT_A 35
> +#define AUD_CLKID_TDMOUT_B 36
> +#define AUD_CLKID_TDMOUT_C 37
> +#define AUD_CLKID_FRDDR_A 38
> +#define AUD_CLKID_FRDDR_B 39
> +#define AUD_CLKID_FRDDR_C 40
> +#define AUD_CLKID_TODDR_A 41
> +#define AUD_CLKID_TODDR_B 42
> +#define AUD_CLKID_TODDR_C 43
> +#define AUD_CLKID_LOOPBACK 44
> +#define AUD_CLKID_SPDIFIN 45
> +#define AUD_CLKID_SPDIFOUT 46
> +#define AUD_CLKID_RESAMPLE 47
> +#define AUD_CLKID_POWER_DETECT 48
> +#define AUD_CLKID_MST_A_MCLK 49
> +#define AUD_CLKID_MST_B_MCLK 50
> +#define AUD_CLKID_MST_C_MCLK 51
> +#define AUD_CLKID_MST_D_MCLK 52
> +#define AUD_CLKID_MST_E_MCLK 53
> +#define AUD_CLKID_MST_F_MCLK 54
> +#define AUD_CLKID_SPDIFOUT_CLK 55
> +#define AUD_CLKID_SPDIFIN_CLK 56
> +#define AUD_CLKID_PDM_DCLK 57
> +#define AUD_CLKID_PDM_SYSCLK 58
> +#define AUD_CLKID_MST_A_SCLK 79
> +#define AUD_CLKID_MST_B_SCLK 80
> +#define AUD_CLKID_MST_C_SCLK 81
> +#define AUD_CLKID_MST_D_SCLK 82
> +#define AUD_CLKID_MST_E_SCLK 83
> +#define AUD_CLKID_MST_F_SCLK 84
> +#define AUD_CLKID_MST_A_LRCLK 86
> +#define AUD_CLKID_MST_B_LRCLK 87
> +#define AUD_CLKID_MST_C_LRCLK 88
> +#define AUD_CLKID_MST_D_LRCLK 89
> +#define AUD_CLKID_MST_E_LRCLK 90
> +#define AUD_CLKID_MST_F_LRCLK 91
> +#define AUD_CLKID_TDMIN_A_SCLK_SEL 116
> +#define AUD_CLKID_TDMIN_B_SCLK_SEL 117
> +#define AUD_CLKID_TDMIN_C_SCLK_SEL 118
> +#define AUD_CLKID_TDMIN_LB_SCLK_SEL 119
> +#define AUD_CLKID_TDMOUT_A_SCLK_SEL 120
> +#define AUD_CLKID_TDMOUT_B_SCLK_SEL 121
> +#define AUD_CLKID_TDMOUT_C_SCLK_SEL 122
> +#define AUD_CLKID_TDMIN_A_SCLK 123
> +#define AUD_CLKID_TDMIN_B_SCLK 124
> +#define AUD_CLKID_TDMIN_C_SCLK 125
> +#define AUD_CLKID_TDMIN_LB_SCLK 126
> +#define AUD_CLKID_TDMOUT_A_SCLK 127
> +#define AUD_CLKID_TDMOUT_B_SCLK 128
> +#define AUD_CLKID_TDMOUT_C_SCLK 129
> +#define AUD_CLKID_TDMIN_A_LRCLK 130
> +#define AUD_CLKID_TDMIN_B_LRCLK 131
> +#define AUD_CLKID_TDMIN_C_LRCLK 132
> +#define AUD_CLKID_TDMIN_LB_LRCLK 133
> +#define AUD_CLKID_TDMOUT_A_LRCLK 134
> +#define AUD_CLKID_TDMOUT_B_LRCLK 135
> +#define AUD_CLKID_TDMOUT_C_LRCLK 136
> +
> +#endif /* __AXG_AUDIO_CLKC_BINDINGS_H */
> --
> 2.14.3
>
> --
> To unsubscribe from this list: send the line "unsubscribe devicetree" in
> the body of a message to majordomo@vger.kernel.org
> More majordomo info at http://vger.kernel.org/majordomo-info.html
next prev parent reply other threads:[~2018-05-01 14:31 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-25 16:32 [PATCH 0/7] clk: meson: axg: add audio clock controller support Jerome Brunet
2018-04-25 16:32 ` [PATCH 1/7] clk: meson: clean-up meson clock configuration Jerome Brunet
2018-04-26 8:46 ` Neil Armstrong
2018-04-25 16:32 ` [PATCH 2/7] clk: meson: add clk-phase clock driver Jerome Brunet
2018-04-26 8:46 ` Neil Armstrong
2018-04-25 16:33 ` [PATCH 3/7] clk: meson: add triple phase " Jerome Brunet
2018-04-26 8:47 ` Neil Armstrong
2018-04-26 8:50 ` Neil Armstrong
2018-04-25 16:33 ` [PATCH 4/7] clk: meson: add axg audio sclk divider driver Jerome Brunet
2018-04-26 8:47 ` Neil Armstrong
2018-04-25 16:33 ` [PATCH 5/7] clk: meson: axg: export audio clock controller id bindings Jerome Brunet
2018-04-26 8:48 ` Neil Armstrong
2018-05-01 14:31 ` Rob Herring [this message]
2018-04-25 16:33 ` [PATCH 6/7] clk: meson: axg: document bindings for the audio clock controller Jerome Brunet
2018-05-01 14:37 ` Rob Herring
2018-05-14 14:16 ` Jerome Brunet
2018-04-25 16:33 ` [PATCH 7/7] clk: meson: axg: add the audio clock controller driver Jerome Brunet
2018-04-26 8:49 ` Neil Armstrong
2018-05-15 23:41 ` Stephen Boyd
2018-04-27 1:13 ` kbuild test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180501143115.GA17513@rob-hp-laptop \
--to=robh@kernel.org \
--cc=carlo@caione.org \
--cc=devicetree@vger.kernel.org \
--cc=jbrunet@baylibre.com \
--cc=khilman@baylibre.com \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=narmstrong@baylibre.com \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).