From: Vignesh R <vigneshr@ti.com>
To: Tony Lindgren <tony@atomide.com>,
Rob Herring <robh+dt@kernel.org>,
Kishon Vijay Abraham I <kishon@ti.com>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Bjorn Helgaas <bhelgaas@google.com>,
linux-omap@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
Vignesh R <vigneshr@ti.com>
Subject: [PATCH v2 0/4] pci-dra7xx: Enable errata i870 workaround for RC mode
Date: Wed, 27 Jun 2018 17:59:15 +0530 [thread overview]
Message-ID: <20180627122919.23926-1-vigneshr@ti.com> (raw)
Make workaround for errata i870 applicable in Host mode as
well(previously it was enabled only for EP mode) as per errata
documentation: http://www.ti.com/lit/er/sprz450/sprz450.pdf
Tested on DRA72 EVM
Changes since v1:
Drop IRQ handling rework (will be sent out separately)
v1: https://lkml.org/lkml/2017/12/1/59
Vignesh R (4):
dt-bindings: PCI: dra7xx: Add bindings for unaligned access in host
mode
pci: dwc: pci-dra7xx: Enable errata i870 for both EP and RC mode
ARM: dts: dra7: Enable workaround for errata i870 in PCIe host mode
ARM: dts: dra7: Fix up unaligned access setting for PCIe EP
Documentation/devicetree/bindings/pci/ti-pci.txt | 5 +++++
arch/arm/boot/dts/dra7.dtsi | 4 +++-
drivers/pci/controller/dwc/pci-dra7xx.c | 12 ++++++------
3 files changed, 14 insertions(+), 7 deletions(-)
--
2.18.0
next reply other threads:[~2018-06-27 12:29 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-27 12:29 Vignesh R [this message]
2018-06-27 12:29 ` [PATCH v2 1/4] dt-bindings: PCI: dra7xx: Add bindings for unaligned access in host mode Vignesh R
2018-06-27 12:29 ` [PATCH v2 2/4] pci: dwc: pci-dra7xx: Enable errata i870 for both EP and RC mode Vignesh R
2018-07-17 9:54 ` Kishon Vijay Abraham I
2018-07-18 11:02 ` Lorenzo Pieralisi
2018-07-19 10:34 ` Vignesh R
2018-07-19 11:15 ` Lorenzo Pieralisi
2018-07-19 15:59 ` Vignesh R
2018-06-27 12:29 ` [PATCH v2 3/4] ARM: dts: dra7: Enable workaround for errata i870 in PCIe host mode Vignesh R
2018-06-27 12:29 ` [PATCH v2 4/4] ARM: dts: dra7: Fix up unaligned access setting for PCIe EP Vignesh R
2018-07-17 9:55 ` Kishon Vijay Abraham I
2018-07-19 10:54 ` Vignesh R
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180627122919.23926-1-vigneshr@ti.com \
--to=vigneshr@ti.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=kishon@ti.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=robh+dt@kernel.org \
--cc=tony@atomide.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).