devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] arch: arm: socfpga: arria10: Add stmmac ptp_ref clock to socdk devicetree
@ 2018-12-13 20:59 dwesterg
  2018-12-13 21:56 ` Dinh Nguyen
  0 siblings, 1 reply; 3+ messages in thread
From: dwesterg @ 2018-12-13 20:59 UTC (permalink / raw)
  To: dinguyen, robh+dt, mark.rutland, devicetree, linux-kernel,
	thor.thayer
  Cc: Dalon Westergreen

From: Dalon Westergreen <dalon.westergreen@linux.intel.com>

Add the stmmac ptp_ref clock as it is configured in the arria10 socdk.
The stmmac driver defaults the ptp_ref clock to the main stmmac clock
if the ptp_ref clock is not set in the devicetree.  This is inapprotiate
for the arria10 socdk.

Signed-off-by: Dalon Westergreen <dalon.westergreen@linux.intel.com>
---
 arch/arm/boot/dts/socfpga_arria10_socdk.dtsi | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
index 2a7466891d0e..58bfa84dcdb3 100644
--- a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
@@ -74,7 +74,8 @@
 &gmac0 {
 	phy-mode = "rgmii";
 	phy-addr = <0xffffffff>; /* probe for phy addr */
-
+	clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;
+	clock-names = "stmmaceth", "ptp_ref";
 	/*
 	 * These skews assume the user's FPGA design is adding 600ps of delay
 	 * for TX_CLK on Arria 10.
-- 
2.19.2

^ permalink raw reply related	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2018-12-13 22:30 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-12-13 20:59 [PATCH] arch: arm: socfpga: arria10: Add stmmac ptp_ref clock to socdk devicetree dwesterg
2018-12-13 21:56 ` Dinh Nguyen
2018-12-13 22:30   ` Dalon Westergreen

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).