From: Rob Herring <robh@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>, Andrew Lunn <andrew@lunn.ch>,
Jason Cooper <jason@lakedaemon.net>,
Nadav Haklai <nadavh@marvell.com>,
devicetree@vger.kernel.org,
Antoine Tenart <antoine.tenart@bootlin.com>,
Catalin Marinas <catalin.marinas@arm.com>,
Gregory Clement <gregory.clement@bootlin.com>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
Will Deacon <will.deacon@arm.com>,
Russell King <linux@armlinux.org.uk>,
Maxime Chevallier <maxime.chevallier@bootlin.com>,
Eduardo Valentin <edubezval@gmail.com>,
Marc Zyngier <marc.zyngier@arm.com>,
David Sniatkiwicz <davidsn@marvell.com>,
Miquel Raynal <miquel.raynal@bootlin.com>,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
linux-pm@vger.kernel.org, Zhang Rui <rui.zhang@intel.com>,
linux-arm-kernel@lists.infradead.org,
Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Subject: Re: [PATCH v4 3/6] dt-bindings: ap806: document the thermal interrupt capabilities
Date: Mon, 17 Dec 2018 15:45:33 -0600 [thread overview]
Message-ID: <20181217214533.GA22171@bogus> (raw)
In-Reply-To: <20181212093645.14752-4-miquel.raynal@bootlin.com>
On Wed, 12 Dec 2018 10:36:42 +0100, Miquel Raynal wrote:
> The thermal IP can produce interrupts on overheat situation.
> Describe them.
>
> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
> ---
> .../bindings/arm/marvell/ap806-system-controller.txt | 7 +++++++
> 1 file changed, 7 insertions(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2018-12-17 21:45 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-12 9:36 [PATCH v4 0/6] Add hw overheat IRQ support to Marvell thermal driver Miquel Raynal
2018-12-12 9:36 ` [PATCH v4 1/6] thermal: armada: add overheat interrupt support Miquel Raynal
2018-12-12 9:36 ` [PATCH v4 2/6] MAINTAINERS: thermal: add entry for Marvell MVEBU thermal driver Miquel Raynal
2018-12-12 9:36 ` [PATCH v4 3/6] dt-bindings: ap806: document the thermal interrupt capabilities Miquel Raynal
2018-12-17 21:45 ` Rob Herring [this message]
2018-12-12 9:36 ` [PATCH v4 4/6] dt-bindings: cp110: " Miquel Raynal
2018-12-12 9:36 ` [PATCH v4 5/6] arm64: dts: marvell: add interrupt support to ap806 thermal node Miquel Raynal
2018-12-12 9:36 ` [PATCH v4 6/6] arm64: dts: marvell: add interrupt support to cp110 " Miquel Raynal
2018-12-15 17:25 ` [PATCH v4 0/6] Add hw overheat IRQ support to Marvell thermal driver Eduardo Valentin
2019-02-06 9:25 ` Gregory CLEMENT
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181217214533.GA22171@bogus \
--to=robh@kernel.org \
--cc=andrew@lunn.ch \
--cc=antoine.tenart@bootlin.com \
--cc=catalin.marinas@arm.com \
--cc=daniel.lezcano@linaro.org \
--cc=davidsn@marvell.com \
--cc=devicetree@vger.kernel.org \
--cc=edubezval@gmail.com \
--cc=gregory.clement@bootlin.com \
--cc=jason@lakedaemon.net \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=marc.zyngier@arm.com \
--cc=mark.rutland@arm.com \
--cc=maxime.chevallier@bootlin.com \
--cc=miquel.raynal@bootlin.com \
--cc=nadavh@marvell.com \
--cc=rui.zhang@intel.com \
--cc=sebastian.hesselbarth@gmail.com \
--cc=thomas.petazzoni@bootlin.com \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).