From: Rob Herring <robh@kernel.org>
Cc: devicetree@vger.kernel.org, chin.liang.see@intel.com,
hean.loong.ong@intel.com, Daniel Vetter <daniel.vetter@ffwll.ch>,
Randy Dunlap <rdunlap@infradead.org>,
dri-devel@lists.freedesktop.org
Subject: Re: [PATCHv15 1/3] ARM:dt-bindings:display Intel FPGA Video and Image Processing Suite
Date: Mon, 25 Mar 2019 14:32:27 -0500 [thread overview]
Message-ID: <20190325193158.GA26872@bogus> (raw)
In-Reply-To: <20190315145435.12104-2-hean.loong.ong@intel.com>
On Fri, 15 Mar 2019 22:54:33 +0800, Hean-Loong Ong wrote:
> From: "Ong, Hean Loong" <hean.loong.ong@intel.com>
>
> Device tree binding for Intel FPGA Video and Image Processing Suite.
> The bindings would set the max width, max height,
> bits per pixel and memory port width.
> The device tree binding only supports the Intel
> Arria10 devkit and its variants. Vendor name retained as altr.
>
> V12:
> Wrap comments and fix commit message
>
> V11:
> No change
>
> V10:
> No change
>
> V9:
> Remove Display port node
>
> V8:
> *Add port to Display port decoder
>
> V7:
> *Fix OF graph for better description
> *Add description for encoder
>
> V6:
> *Description have not describe DT device in general
>
> V5:
> *remove bindings for bits per symbol as it has only one value which is 8
>
> V4:
> *fix properties that does not describe the values
>
> V3:
> *OF graph not in accordance to graph.txt
>
> V2:
> *Remove Linux driver description
>
> V1:
> *Missing vendor prefix
>
> Signed-off-by: Ong, Hean Loong <hean.loong.ong@intel.com>
> ---
> .../bindings/display/altr,vip-fb2.txt | 63 +++++++++++++++++++
> 1 file changed, 63 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/display/altr,vip-fb2.txt
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2019-03-25 19:32 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-15 14:54 [PATCHv15 0/3] Intel FPGA Video and Image Processing Suite Hean-Loong Ong
2019-03-15 14:54 ` [PATCHv15 1/3] ARM:dt-bindings:display " Hean-Loong Ong
2019-03-25 19:32 ` Rob Herring [this message]
2019-03-26 7:36 ` Ong, Hean Loong
2019-03-15 14:54 ` [PATCHv15 2/3] ARM:socfpga-defconfig " Hean-Loong Ong
2019-03-15 14:54 ` [PATCHv15 3/3] ARM:drm ivip " Hean-Loong Ong
-- strict thread matches above, loose matches on Subject: below --
2019-06-07 14:28 [PATCHv15 0/3] " Hean-Loong, Ong
2019-06-07 14:28 ` [PATCHv15 1/3] ARM:dt-bindings:display " Hean-Loong, Ong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190325193158.GA26872@bogus \
--to=robh@kernel.org \
--cc=chin.liang.see@intel.com \
--cc=daniel.vetter@ffwll.ch \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=hean.loong.ong@intel.com \
--cc=rdunlap@infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).