From mboxrd@z Thu Jan 1 00:00:00 1970 From: Miquel Raynal Subject: [PATCH v2 14/19] dt-bindings: pci: add PHY properties to Armada 7K/8K controller bindings Date: Thu, 27 Jun 2019 14:25:00 +0200 Message-ID: <20190627122505.25774-2-miquel.raynal@bootlin.com> References: <20190627095104.22529-1-miquel.raynal@bootlin.com> <20190627122505.25774-1-miquel.raynal@bootlin.com> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <20190627122505.25774-1-miquel.raynal@bootlin.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=m.gmane.org@lists.infradead.org To: Gregory Clement , Jason Cooper , Andrew Lunn , Sebastian Hesselbarth , Kishon Vijay Abraham I Cc: devicetree@vger.kernel.org, Antoine Tenart , Grzegorz Jaszczyk , Russell King , Maxime Chevallier , Nadav Haklai , Rob Herring , Thomas Petazzoni , Miquel Raynal , linux-arm-kernel@lists.infradead.org List-Id: devicetree@vger.kernel.org Armada CP110 PCIe controller can have a PHY (for configuring SERDES lanes). Describe these two properties in the bindings. Signed-off-by: Miquel Raynal --- Documentation/devicetree/bindings/pci/pci-armada8k.txt | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/pci-armada8k.txt b/Documentation/devicetree/bindings/pci/pci-armada8k.txt index 9e3fc15e1af8..a373a80524db 100644 --- a/Documentation/devicetree/bindings/pci/pci-armada8k.txt +++ b/Documentation/devicetree/bindings/pci/pci-armada8k.txt @@ -17,6 +17,10 @@ Required properties: name must be "core" for the first clock and "reg" for the second one +Optional properties: +- phys: phandle to the PHY node (generic PHY bindings). +- phy-names: names of the PHYs. + Example: pcie@f2600000 { -- 2.19.1