From: Thierry Reding <thierry.reding@gmail.com>
To: Vidya Sagar <vidyas@nvidia.com>
Cc: lorenzo.pieralisi@arm.com, bhelgaas@google.com,
robh+dt@kernel.org, jonathanh@nvidia.com, andrew.murray@arm.com,
kishon@ti.com, gustavo.pimentel@synopsys.com,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, kthota@nvidia.com,
mmaddireddy@nvidia.com, sagar.tv@gmail.com
Subject: Re: [PATCH V2 1/5] soc/tegra: bpmp: Update ABI header
Date: Mon, 6 Jan 2020 14:04:38 +0100 [thread overview]
Message-ID: <20200106130438.GC1955714@ulmo> (raw)
In-Reply-To: <20200103124404.20662-2-vidyas@nvidia.com>
[-- Attachment #1: Type: text/plain, Size: 698 bytes --]
On Fri, Jan 03, 2020 at 06:14:00PM +0530, Vidya Sagar wrote:
> Update the firmware header to support uninitialization of UPHY PLL
> when the PCIe controller is operating in endpoint mode and host cuts
> the PCIe reference clock.
>
> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
> ---
> V2:
> * Changed Copyright year from 2019 to 2020
>
> include/soc/tegra/bpmp-abi.h | 10 +++++++++-
> 1 file changed, 9 insertions(+), 1 deletion(-)
Bjorn, Lorenzo,
subsequent patches in this series depend on this patch, so I think it'd
be best if you took this into the PCI tree along with the DT bindings
and the PCI driver changes, so:
Acked-by: Thierry Reding <treding@nvidia.com>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2020-01-06 13:04 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-03 12:43 [PATCH V2 0/5] Add support for PCIe endpoint mode in Tegra194 Vidya Sagar
2020-01-03 12:44 ` [PATCH V2 1/5] soc/tegra: bpmp: Update ABI header Vidya Sagar
2020-01-06 13:04 ` Thierry Reding [this message]
2020-01-03 12:44 ` [PATCH V2 2/5] dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 Vidya Sagar
2020-01-04 22:04 ` Rob Herring
2020-01-03 12:44 ` [PATCH V2 3/5] PCI: tegra: Add support for PCIe endpoint mode " Vidya Sagar
2020-01-06 13:02 ` Thierry Reding
2020-01-13 18:12 ` Vidya Sagar
2020-01-06 13:14 ` Thierry Reding
2020-01-13 18:12 ` Vidya Sagar
2020-01-03 12:44 ` [PATCH V2 4/5] arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 Vidya Sagar
2020-01-03 12:44 ` [PATCH V2 5/5] arm64: tegra: Add support for PCIe endpoint mode in P2972-0000 platform Vidya Sagar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200106130438.GC1955714@ulmo \
--to=thierry.reding@gmail.com \
--cc=andrew.murray@arm.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=jonathanh@nvidia.com \
--cc=kishon@ti.com \
--cc=kthota@nvidia.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mmaddireddy@nvidia.com \
--cc=robh+dt@kernel.org \
--cc=sagar.tv@gmail.com \
--cc=vidyas@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).