From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.6 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A3A50C2BB85 for ; Tue, 14 Apr 2020 17:43:47 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 815A6206A2 for ; Tue, 14 Apr 2020 17:43:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1586886227; bh=FqfLbuj1ihaqBNW0jL+2FN95BMTI89TFIQ+ugTCehIE=; h=Date:From:To:Cc:Subject:References:In-Reply-To:List-ID:From; b=FLk78Ast2uVwmlqSIjPjMx5VYk12kNcfLiBaPB+gyYgS8oL9fbqwdp9WTCSdARa3X 21v6srSFgyuqJCnEx+lyTS7rPDoQwdqcutn+HJBnTx9HpatJ18jELF5qDDmjJAvz84 hiJK47EAKZsT6T6AQsdWzZAf1Ixr1058JSn7Pyb4= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2501919AbgDNRnq (ORCPT ); Tue, 14 Apr 2020 13:43:46 -0400 Received: from mail-ot1-f66.google.com ([209.85.210.66]:40587 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2440555AbgDNRnm (ORCPT ); Tue, 14 Apr 2020 13:43:42 -0400 Received: by mail-ot1-f66.google.com with SMTP id i27so492015ota.7; Tue, 14 Apr 2020 10:43:41 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=CRHsdXgHa+vlx10diMU/bK8sKF7Wucha61AmLhZ8R5U=; b=TYYeXgsFxFDDm8Vf6/OzOZGsWof+QVaCVN/MAnTXiUwQXzpRHciF/I2LfH3MkqdS++ ZxYPpS/U13WwWC7GlTiwdMewdD3VwvZTtLorfpDH4ECO8/OWKaraM3AUQzkBjftoeIzx hq74V5yiF14oAJbAzwj/8HMS6Vmw0vxLujU3tb47f7R0zuws9mIGJXYjBUV6FZyX51rf QnzqdFILIP8VnOConxflFJLckFnbr9x3gBxsmbeB6vokhvGmbU35n1Wi7sx9cLu/PZLK myrAWY2YB2aVQ3g3xSqM/cZjolVq1J9+5gYnjYAzPY87Md/YB7GiM8U/qGiejixXZRCR UIJg== X-Gm-Message-State: AGi0PuZrngKdcTKGtIVTofs7P8GC7N2YPDouQDUYJZeIqiQ8EFpUFpRR X5lF/sfkuG/jB9YNdbTCaw== X-Google-Smtp-Source: APiQypK2V5U3/0zVRuO5nJ300D760b8P59trd/OCGqtKVr1uSq3uAqJnaCUmN0kI3wtf0QF9nN+o7Q== X-Received: by 2002:a9d:aa7:: with SMTP id 36mr15848070otq.142.1586886220895; Tue, 14 Apr 2020 10:43:40 -0700 (PDT) Received: from rob-hp-laptop (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id i7sm5707906otl.12.2020.04.14.10.43.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Apr 2020 10:43:40 -0700 (PDT) Received: (nullmailer pid 9697 invoked by uid 1000); Tue, 14 Apr 2020 17:43:38 -0000 Date: Tue, 14 Apr 2020 12:43:38 -0500 From: Rob Herring To: Jitao Shi Cc: Mark Rutland , Matthias Brugger , Daniel Vetter , David Airlie , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, srv_heupstream@mediatek.com, yingjoe.chen@mediatek.com, eddie.huang@mediatek.com, cawa.cheng@mediatek.com, bibby.hsieh@mediatek.com, ck.hu@mediatek.com, stonea168@163.com, huijuan.xie@mediatek.com Subject: Re: [PATCH v14 2/3] dt-bindings: display: mediatek: convert the document format from txt to yaml Message-ID: <20200414174338.GA6322@bogus> References: <20200403080350.95826-1-jitao.shi@mediatek.com> <20200403080350.95826-3-jitao.shi@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200403080350.95826-3-jitao.shi@mediatek.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On Fri, Apr 03, 2020 at 04:03:49PM +0800, Jitao Shi wrote: > Signed-off-by: Jitao Shi > --- > .../display/mediatek/mediatek,dpi.txt | 42 -------- > .../display/mediatek/mediatek,dpi.yaml | 97 +++++++++++++++++++ > 2 files changed, 97 insertions(+), 42 deletions(-) > delete mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt > create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt > deleted file mode 100644 > index 77def4456706..000000000000 > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt > +++ /dev/null > @@ -1,42 +0,0 @@ > -Mediatek DPI Device > -=================== > - > -The Mediatek DPI function block is a sink of the display subsystem and > -provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a parallel > -output bus. > - > -Required properties: > -- compatible: "mediatek,-dpi" > - the supported chips are mt2701 , mt8173 and mt8183. > -- reg: Physical base address and length of the controller's registers > -- interrupts: The interrupt signal from the function block. > -- clocks: device clocks > - See Documentation/devicetree/bindings/clock/clock-bindings.txt for details. > -- clock-names: must contain "pixel", "engine", and "pll" > -- port: Output port node with endpoint definitions as described in > - Documentation/devicetree/bindings/graph.txt. This port should be connected > - to the input port of an attached HDMI or LVDS encoder chip. > - > -Optional properties: > -- pinctrl-names: Contain "default" and "sleep". > - > -Example: > - > -dpi0: dpi@1401d000 { > - compatible = "mediatek,mt8173-dpi"; > - reg = <0 0x1401d000 0 0x1000>; > - interrupts = ; > - clocks = <&mmsys CLK_MM_DPI_PIXEL>, > - <&mmsys CLK_MM_DPI_ENGINE>, > - <&apmixedsys CLK_APMIXED_TVDPLL>; > - clock-names = "pixel", "engine", "pll"; > - pinctrl-names = "default", "sleep"; > - pinctrl-0 = <&dpi_pin_func>; > - pinctrl-1 = <&dpi_pin_idle>; > - > - port { > - dpi0_out: endpoint { > - remote-endpoint = <&hdmi0_in>; > - }; > - }; > -}; > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml > new file mode 100644 > index 000000000000..effdaa96aec3 > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.yaml > @@ -0,0 +1,97 @@ > +# SPDX-License-Identifier: GPL-2.0 > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/mediatek/mediatek,dpi.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: mediatek DPI Controller Device Tree Bindings > + > +maintainers: > + - CK Hu > + - Jitao shi > + > +description: | > + The Mediatek DPI function block is a sink of the display subsystem and > + provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a parallel > + output bus. > + > +properties: > + compatible: > + enum: > + - mediatek,mt2701-dpi > + - mediatek,mt8173-dpi > + - mediatek,mt8183-dpi > + > + reg: > + maxItems: 1 > + > + interrupts: > + maxItems: 1 > + > + clocks: > + items: > + - description: Pixel Clock > + - description: Engine Clock > + - description: DPI PLL > + > + clock-names: > + items: > + - const: pixel > + - const: engine > + - const: pll > + > + pinctrl-0: true > + pinctrl-1: true > + > + pinctrl-names: > + items: > + - const: default > + - const: sleep > + > + port@0: Should be 'port'. No 'reg' property, so no unit-address. > + type: object > + description: > + Output port node with endpoint definitions as described in > + Documentation/devicetree/bindings/graph.txt. This port should be connected > + to the input port of an attached HDMI or LVDS encoder chip. > + > + properties: > + endpoint: > + type: object > + > +required: > + - compatible > + - reg > + - interrupts > + - clocks > + - clock-names > + - port@0 > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + #include > + #include > + dpi0: dpi@1401d000 { > + compatible = "mediatek,mt8173-dpi"; > + reg = <0 0x1401d000 0 0x1000>; > + interrupts = ; > + clocks = <&mmsys CLK_MM_DPI_PIXEL>, > + <&mmsys CLK_MM_DPI_ENGINE>, > + <&apmixedsys CLK_APMIXED_TVDPLL>; > + clock-names = "pixel", "engine", "pll"; > + pinctrl-names = "default", "sleep"; > + pinctrl-0 = <&dpi_pin_func>; > + pinctrl-1 = <&dpi_pin_idle>; > + > + port@0 { > + dpi0_out: endpoint { > + remote-endpoint = <&hdmi0_in>; > + }; > + }; > + }; > + > +... > -- > 2.21.0