From: Jacob Pan <jacob.jun.pan@linux.intel.com>
To: Jean-Philippe Brucker <jean-philippe@linaro.org>
Cc: iommu@lists.linux-foundation.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org,
linux-mm@kvack.org, joro@8bytes.org, catalin.marinas@arm.com,
will@kernel.org, robin.murphy@arm.com, kevin.tian@intel.com,
baolu.lu@linux.intel.com, Jonathan.Cameron@huawei.com,
christian.koenig@amd.com, felix.kuehling@amd.com,
zhangfei.gao@linaro.org, jgg@ziepe.ca, xuzaibo@huawei.com,
fenghua.yu@intel.com, hch@infradead.org,
jacob.jun.pan@linux.intel.com, "Liu, Yi L" <yi.l.liu@intel.com>
Subject: Re: [PATCH v6 00/25] iommu: Shared Virtual Addressing for SMMUv3
Date: Thu, 30 Apr 2020 14:18:16 -0700 [thread overview]
Message-ID: <20200430141816.595b758f@jacob-builder> (raw)
In-Reply-To: <20200430143424.2787566-1-jean-philippe@linaro.org>
On Thu, 30 Apr 2020 16:33:59 +0200
Jean-Philippe Brucker <jean-philippe@linaro.org> wrote:
> Shared Virtual Addressing (SVA) allows to share process page tables
> with devices using the IOMMU, PASIDs and I/O page faults. Add SVA
> support to the Arm SMMUv3 driver.
>
> Since v5 [1]:
>
> * Added patches 1-3. Patch 1 adds a PASID field to mm_struct as
> discussed in [1] and [2]. This is also needed for Intel ENQCMD.
> Patch 2 adds refcounts to IOASID and patch 3 adds a couple of helpers
> to allocate the PASID.
>
> * Dropped most of iommu-sva.c. After getting rid of io_mm following
> review of v5, there wasn't enough generic code left to justify the
> indirect branch overhead of io_mm_ops in the MMU notifiers. I ended
> up with more glue than useful code, and couldn't find an easy way to
> deal with domains in the SMMU driver (we keep PASID tables per domain,
> while x86 keeps them per device). The direct approach in patch 17 is
> nicer and a little easier to read. The SMMU driver only gained 160
> lines, while iommu-sva lost 470 lines.
>
> As a result I dropped the MMU notifier patch.
>
> Jacob, one upside of this rework is that we now free ioasids in
> blocking context, which might help with your addition of notifiers
> to ioasid.c
>
Thanks for the note. It does make notifier much easier, plus the
refcount can alleviate the constraint on ordering.
I guess we don't share mmu notifier code for now :)
> * Simplified io-pgfault a bit, since flush() isn't called from mm exit
> path anymore.
>
> * Fixed a bug in patch 17 (don't clear the stall bit when stall is
> forced).
>
> You can find the latest version on https://jpbrucker.net/git/linux
> branch sva/current, and sva/zip-devel for the Hisilicon zip
> accelerator.
>
> [1]
> https://lore.kernel.org/linux-iommu/20200414170252.714402-1-jean-philippe@linaro.org/
> [2]
> https://lore.kernel.org/linux-iommu/1585596788-193989-6-git-send-email-fenghua.yu@intel.com/
>
> Jean-Philippe Brucker (25):
> mm: Add a PASID field to mm_struct
> iommu/ioasid: Add ioasid references
> iommu/sva: Add PASID helpers
> iommu: Add a page fault handler
> iommu/iopf: Handle mm faults
> arm64: mm: Add asid_gen_match() helper
> arm64: mm: Pin down ASIDs for sharing mm with devices
> iommu/io-pgtable-arm: Move some definitions to a header
> iommu/arm-smmu-v3: Manage ASIDs with xarray
> arm64: cpufeature: Export symbol read_sanitised_ftr_reg()
> iommu/arm-smmu-v3: Share process page tables
> iommu/arm-smmu-v3: Seize private ASID
> iommu/arm-smmu-v3: Add support for VHE
> iommu/arm-smmu-v3: Enable broadcast TLB maintenance
> iommu/arm-smmu-v3: Add SVA feature checking
> iommu/arm-smmu-v3: Add SVA device feature
> iommu/arm-smmu-v3: Implement iommu_sva_bind/unbind()
> iommu/arm-smmu-v3: Hook up ATC invalidation to mm ops
> iommu/arm-smmu-v3: Add support for Hardware Translation Table Update
> iommu/arm-smmu-v3: Maintain a SID->device structure
> dt-bindings: document stall property for IOMMU masters
> iommu/arm-smmu-v3: Add stall support for platform devices
> PCI/ATS: Add PRI stubs
> PCI/ATS: Export PRI functions
> iommu/arm-smmu-v3: Add support for PRI
>
> drivers/iommu/Kconfig | 11 +
> drivers/iommu/Makefile | 2 +
> .../devicetree/bindings/iommu/iommu.txt | 18 +
> arch/arm64/include/asm/mmu.h | 1 +
> arch/arm64/include/asm/mmu_context.h | 11 +-
> drivers/iommu/io-pgtable-arm.h | 30 +
> drivers/iommu/iommu-sva.h | 15 +
> include/linux/ioasid.h | 10 +-
> include/linux/iommu.h | 53 +
> include/linux/mm_types.h | 4 +
> include/linux/pci-ats.h | 8 +
> arch/arm64/kernel/cpufeature.c | 1 +
> arch/arm64/mm/context.c | 103 +-
> drivers/iommu/arm-smmu-v3.c | 1554
> +++++++++++++++-- drivers/iommu/io-pgfault.c |
> 458 +++++ drivers/iommu/io-pgtable-arm.c | 27 +-
> drivers/iommu/ioasid.c | 30 +-
> drivers/iommu/iommu-sva.c | 85 +
> drivers/iommu/of_iommu.c | 5 +-
> drivers/pci/ats.c | 4 +
> MAINTAINERS | 3 +-
> 21 files changed, 2275 insertions(+), 158 deletions(-)
> create mode 100644 drivers/iommu/io-pgtable-arm.h
> create mode 100644 drivers/iommu/iommu-sva.h
> create mode 100644 drivers/iommu/io-pgfault.c
> create mode 100644 drivers/iommu/iommu-sva.c
>
[Jacob Pan]
next prev parent reply other threads:[~2020-04-30 21:12 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-30 14:33 [PATCH v6 00/25] iommu: Shared Virtual Addressing for SMMUv3 Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 01/25] mm: Add a PASID field to mm_struct Jean-Philippe Brucker
2020-05-04 1:52 ` Xu Zaibo
2020-05-04 16:29 ` Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 02/25] iommu/ioasid: Add ioasid references Jean-Philippe Brucker
2020-04-30 18:39 ` Jacob Pan
2020-04-30 20:48 ` Jacob Pan
2020-05-04 14:39 ` Jean-Philippe Brucker
2020-05-04 15:22 ` Jacob Pan
2020-05-04 14:25 ` Jean-Philippe Brucker
2020-05-04 15:27 ` Jacob Pan
2020-04-30 14:34 ` [PATCH v6 03/25] iommu/sva: Add PASID helpers Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 04/25] iommu: Add a page fault handler Jean-Philippe Brucker
2020-05-03 5:49 ` Lu Baolu
2020-05-04 16:22 ` Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 05/25] iommu/iopf: Handle mm faults Jean-Philippe Brucker
2020-05-03 5:54 ` Lu Baolu
2020-05-04 16:25 ` Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 06/25] arm64: mm: Add asid_gen_match() helper Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 07/25] arm64: mm: Pin down ASIDs for sharing mm with devices Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 08/25] iommu/io-pgtable-arm: Move some definitions to a header Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 09/25] iommu/arm-smmu-v3: Manage ASIDs with xarray Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 10/25] arm64: cpufeature: Export symbol read_sanitised_ftr_reg() Jean-Philippe Brucker
2020-04-30 15:18 ` Suzuki K Poulose
2020-04-30 14:34 ` [PATCH v6 11/25] iommu/arm-smmu-v3: Share process page tables Jean-Philippe Brucker
2020-04-30 15:39 ` Suzuki K Poulose
2020-05-04 14:11 ` Jean-Philippe Brucker
2020-05-04 14:42 ` Suzuki K Poulose
2020-04-30 14:34 ` [PATCH v6 12/25] iommu/arm-smmu-v3: Seize private ASID Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 13/25] iommu/arm-smmu-v3: Add support for VHE Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 14/25] iommu/arm-smmu-v3: Enable broadcast TLB maintenance Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 15/25] iommu/arm-smmu-v3: Add SVA feature checking Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 16/25] iommu/arm-smmu-v3: Add SVA device feature Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 17/25] iommu/arm-smmu-v3: Implement iommu_sva_bind/unbind() Jean-Philippe Brucker
2020-04-30 21:16 ` Jacob Pan
2020-05-04 16:43 ` Jean-Philippe Brucker
2020-05-04 20:47 ` Jacob Pan
2020-05-05 9:15 ` Jean-Philippe Brucker
2020-05-07 16:31 ` Jacob Pan
2020-05-01 12:15 ` Christoph Hellwig
2020-05-01 12:55 ` Jason Gunthorpe
2020-05-04 16:07 ` Jean-Philippe Brucker
2020-05-04 16:06 ` Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 18/25] iommu/arm-smmu-v3: Hook up ATC invalidation to mm ops Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 19/25] iommu/arm-smmu-v3: Add support for Hardware Translation Table Update Jean-Philippe Brucker
2020-05-04 14:24 ` Prabhakar Kushwaha
2020-05-04 16:35 ` Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 20/25] iommu/arm-smmu-v3: Maintain a SID->device structure Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 21/25] dt-bindings: document stall property for IOMMU masters Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 22/25] iommu/arm-smmu-v3: Add stall support for platform devices Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 23/25] PCI/ATS: Add PRI stubs Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 24/25] PCI/ATS: Export PRI functions Jean-Philippe Brucker
2020-04-30 14:34 ` [PATCH v6 25/25] iommu/arm-smmu-v3: Add support for PRI Jean-Philippe Brucker
2020-04-30 21:18 ` Jacob Pan [this message]
2020-05-04 15:09 ` [PATCH v6 00/25] iommu: Shared Virtual Addressing for SMMUv3 Jean-Philippe Brucker
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200430141816.595b758f@jacob-builder \
--to=jacob.jun.pan@linux.intel.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=baolu.lu@linux.intel.com \
--cc=catalin.marinas@arm.com \
--cc=christian.koenig@amd.com \
--cc=devicetree@vger.kernel.org \
--cc=felix.kuehling@amd.com \
--cc=fenghua.yu@intel.com \
--cc=hch@infradead.org \
--cc=iommu@lists.linux-foundation.org \
--cc=jean-philippe@linaro.org \
--cc=jgg@ziepe.ca \
--cc=joro@8bytes.org \
--cc=kevin.tian@intel.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-mm@kvack.org \
--cc=linux-pci@vger.kernel.org \
--cc=robin.murphy@arm.com \
--cc=will@kernel.org \
--cc=xuzaibo@huawei.com \
--cc=yi.l.liu@intel.com \
--cc=zhangfei.gao@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).