From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F0FB3C433DF for ; Fri, 12 Jun 2020 13:06:27 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id CCBC8207D8 for ; Fri, 12 Jun 2020 13:06:27 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="IIkWzmtt" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726269AbgFLNG0 (ORCPT ); Fri, 12 Jun 2020 09:06:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43066 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726101AbgFLNGZ (ORCPT ); Fri, 12 Jun 2020 09:06:25 -0400 Received: from mail-pj1-x1043.google.com (mail-pj1-x1043.google.com [IPv6:2607:f8b0:4864:20::1043]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D917CC03E96F for ; Fri, 12 Jun 2020 06:06:23 -0700 (PDT) Received: by mail-pj1-x1043.google.com with SMTP id b7so4225632pju.0 for ; Fri, 12 Jun 2020 06:06:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=OBJpojzWa8rMbNI3idlTZnZIA1I0XUKCQMwrfCA78NU=; b=IIkWzmttsga5v2115g7pfjC/IASZwG0DDViVKQz3ldmeLjYgO3t0qUF7d5QwBdZhF2 RrfvD2+ncX1S00enk1vKMaBq/5Tm+liawo4WXlCAGcLgDEr/ewPBqCxUc1g/4/OiSfet 6VEQqhiC/X9/+m5oeZHh4i/ImxIKa8MHBT4Bs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=OBJpojzWa8rMbNI3idlTZnZIA1I0XUKCQMwrfCA78NU=; b=Y/AoUJQQkAn5nNH0xJSjtJTbNjIuR1Arxj0cO3ErevNq20Oo7bohPWQWnTJ7hMBA3n 8rp1/bU6+JZryFxioCNnLL3Dt1pT8HOXMhtEiX+9ptwUN4KcgF56lYOEy9i6tV4ZIXli fulxH7v9SSVBeiTfpnJixoiQAEeOwumpPjETYwGtqU3Q0kf1LePaZ8weZSD6K48BP0ge vH7Q6ndYvySCbE8K7ZylIWLQ4ZGLuuqrbNO2fRNE+32rU/fLEYRue0cdaq2cc1NJI7qn 2DfOV49SnvbgnCVtD+Hk5HmTvTD3iNkF5deP2/7iCbIdct0mhbdmtKrnM3BXtpN8MLSW 8j/w== X-Gm-Message-State: AOAM533FiS2NNCArZf5f/InHt/9bW2Gxvswi6P+nEkp9aqk995zFG7Z/ nUswJ9cPvyB+jxRE2jhZF3b/qw== X-Google-Smtp-Source: ABdhPJxsPFgFdtlCk9FEq8VhKA+qHcaSMdlbm0B+OKzgab0W2kgZssyjPZg+Ctuuk/hdM52zBy5ltA== X-Received: by 2002:a17:902:207:: with SMTP id 7mr11883773plc.169.1591967183355; Fri, 12 Jun 2020 06:06:23 -0700 (PDT) Received: from shiro.work (p1285116-ipngn200805sizuokaden.shizuoka.ocn.ne.jp. [114.171.61.116]) by smtp.googlemail.com with ESMTPSA id k12sm5481939pgm.11.2020.06.12.06.06.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Jun 2020 06:06:22 -0700 (PDT) From: Daniel Palmer To: linux-kernel@vger.kernel.org Cc: daniel@0x0f.com, afaerber@suse.de, devicetree@vger.kernel.org, Daniel Palmer , Rob Herring , Russell King , Sam Ravnborg , Linus Walleij , Heiko Stuebner , Stephan Gerhold , Lubomir Rintel , Mark Brown , allen , Mauro Carvalho Chehab , "David S. Miller" , Jonathan Corbet , Greg Kroah-Hartman , Arnd Bergmann , Mike Rapoport , Doug Anderson , Benjamin Gaignard , Gregory Fong , Bartosz Golaszewski , Masahiro Yamada , Nathan Chancellor , Will Deacon , Joel Stanley , Nathan Huckleberry , Ard Biesheuvel , Marc Zyngier , linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 08/12] ARM: mstar: Add Armv7 base dtsi Date: Fri, 12 Jun 2020 22:00:08 +0900 Message-Id: <20200612130032.3905240-9-daniel@0x0f.com> X-Mailer: git-send-email 2.27.0.rc0 In-Reply-To: <20200612130032.3905240-1-daniel@0x0f.com> References: <20200610090421.3428945-1-daniel@0x0f.com> <20200612130032.3905240-1-daniel@0x0f.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Adds initial dtsi for the base MStar/Sigmastar Armv7 SoCs. These SoCs have very similar memory maps and this will avoid duplicating nodes across multiple dtsis. Signed-off-by: Daniel Palmer --- MAINTAINERS | 1 + arch/arm/boot/dts/mstar-v7.dtsi | 83 +++++++++++++++++++++++++++++++++ 2 files changed, 84 insertions(+) create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi diff --git a/MAINTAINERS b/MAINTAINERS index 4bd57bbdddb0..00de66458e53 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2116,6 +2116,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained W: http://linux-chenxing.org/ F: Documentation/devicetree/bindings/arm/mstar.yaml +F: arch/arm/boot/dts/mstar-v7.dtsi F: arch/arm/mach-mstar/ ARM/NEC MOBILEPRO 900/c MACHINE SUPPORT diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi new file mode 100644 index 000000000000..3b99bb435bb5 --- /dev/null +++ b/arch/arm/boot/dts/mstar-v7.dtsi @@ -0,0 +1,83 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (c) 2020 thingy.jp. + * Author: Daniel Palmer + */ + +#include +#include + +/ { + #address-cells = <1>; + #size-cells = <1>; + interrupt-parent = <&gic>; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a7"; + reg = <0x0>; + }; + }; + + arch_timer { + compatible = "arm,armv7-timer"; + interrupts = , + , + , + ; + /* + * we shouldn't need this but the vendor + * u-boot is broken + */ + clock-frequency = <6000000>; + }; + + soc: soc { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x16001000 0x16001000 0x00007000>, + <0x1f000000 0x1f000000 0x00400000>; + + gic: interrupt-controller@16001000 { + compatible = "arm,cortex-a7-gic"; + reg = <0x16001000 0x1000>, + <0x16002000 0x2000>, + <0x16004000 0x2000>, + <0x16006000 0x2000>; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + }; + + riu: bus@1f000000 { + compatible = "simple-bus"; + reg = <0x1f000000 0x00400000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x1f000000 0x00400000>; + + l3bridge: l3bridge@204400 { + compatible = "mstar,l3bridge"; + reg = <0x204400 0x200>; + }; + + pm_uart: uart@221000 { + compatible = "ns16550a"; + reg = <0x221000 0x100>; + reg-shift = <3>; + clock-frequency = <172000000>; + status = "disabled"; + }; + }; + }; +}; -- 2.27.0.rc0