* [PATCH v3 8/8] dt-bindings: interrupt-controller: Fix typos in loongson,liointc.yaml [not found] <1594087972-21715-1-git-send-email-yangtiezhu@loongson.cn> @ 2020-07-07 2:12 ` Tiezhu Yang 2020-07-13 21:41 ` Rob Herring 0 siblings, 1 reply; 3+ messages in thread From: Tiezhu Yang @ 2020-07-07 2:12 UTC (permalink / raw) To: Thomas Gleixner, Jason Cooper, Marc Zyngier Cc: linux-kernel, Jiaxun Yang, Rob Herring, devicetree Fix the following two typos in loongson,liointc.yaml: fron -> from connected -> connect it's -> its Fixes: b6280c8bb6f5 ("dt-bindings: interrupt-controller: Add Loongson LIOINTC") Signed-off-by: Tiezhu Yang <yangtiezhu@loongson.cn> Cc: Rob Herring <robh+dt@kernel.org> Cc: devicetree@vger.kernel.org --- .../devicetree/bindings/interrupt-controller/loongson,liointc.yaml | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml b/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml index b1db21e..732ad9a 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml @@ -51,8 +51,8 @@ properties: description: | This property points how the children interrupts will be mapped into CPU interrupt lines. Each cell refers to a parent interrupt line from 0 to 3 - and each bit in the cell refers to a children interrupt fron 0 to 31. - If a CPU interrupt line didn't connected with liointc, then keep it's + and each bit in the cell refers to a children interrupt from 0 to 31. + If a CPU interrupt line didn't connect with liointc, then keep its cell with zero. $ref: /schemas/types.yaml#/definitions/uint32-array minItems: 4 -- 2.1.0 ^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH v3 8/8] dt-bindings: interrupt-controller: Fix typos in loongson,liointc.yaml 2020-07-07 2:12 ` [PATCH v3 8/8] dt-bindings: interrupt-controller: Fix typos in loongson,liointc.yaml Tiezhu Yang @ 2020-07-13 21:41 ` Rob Herring 2020-07-14 1:39 ` Tiezhu Yang 0 siblings, 1 reply; 3+ messages in thread From: Rob Herring @ 2020-07-13 21:41 UTC (permalink / raw) To: Tiezhu Yang Cc: Thomas Gleixner, Jason Cooper, Marc Zyngier, linux-kernel, Jiaxun Yang, devicetree On Tue, Jul 07, 2020 at 10:12:52AM +0800, Tiezhu Yang wrote: > Fix the following two typos in loongson,liointc.yaml: > fron -> from > connected -> connect > it's -> its > > Fixes: b6280c8bb6f5 ("dt-bindings: interrupt-controller: Add Loongson LIOINTC") > Signed-off-by: Tiezhu Yang <yangtiezhu@loongson.cn> > Cc: Rob Herring <robh+dt@kernel.org> > Cc: devicetree@vger.kernel.org > --- > .../devicetree/bindings/interrupt-controller/loongson,liointc.yaml | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml b/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml > index b1db21e..732ad9a 100644 > --- a/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml > +++ b/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml > @@ -51,8 +51,8 @@ properties: > description: | > This property points how the children interrupts will be mapped into CPU > interrupt lines. Each cell refers to a parent interrupt line from 0 to 3 > - and each bit in the cell refers to a children interrupt fron 0 to 31. > - If a CPU interrupt line didn't connected with liointc, then keep it's > + and each bit in the cell refers to a children interrupt from 0 to 31. While at it, s/children/child/ > + If a CPU interrupt line didn't connect with liointc, then keep its > cell with zero. > $ref: /schemas/types.yaml#/definitions/uint32-array > minItems: 4 > -- > 2.1.0 > ^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH v3 8/8] dt-bindings: interrupt-controller: Fix typos in loongson,liointc.yaml 2020-07-13 21:41 ` Rob Herring @ 2020-07-14 1:39 ` Tiezhu Yang 0 siblings, 0 replies; 3+ messages in thread From: Tiezhu Yang @ 2020-07-14 1:39 UTC (permalink / raw) To: Rob Herring Cc: Thomas Gleixner, Jason Cooper, Marc Zyngier, linux-kernel, Jiaxun Yang, devicetree On 07/14/2020 05:41 AM, Rob Herring wrote: > On Tue, Jul 07, 2020 at 10:12:52AM +0800, Tiezhu Yang wrote: >> Fix the following two typos in loongson,liointc.yaml: >> fron -> from >> connected -> connect >> it's -> its >> >> Fixes: b6280c8bb6f5 ("dt-bindings: interrupt-controller: Add Loongson LIOINTC") >> Signed-off-by: Tiezhu Yang <yangtiezhu@loongson.cn> >> Cc: Rob Herring <robh+dt@kernel.org> >> Cc: devicetree@vger.kernel.org >> --- >> .../devicetree/bindings/interrupt-controller/loongson,liointc.yaml | 4 ++-- >> 1 file changed, 2 insertions(+), 2 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml b/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml >> index b1db21e..732ad9a 100644 >> --- a/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml >> +++ b/Documentation/devicetree/bindings/interrupt-controller/loongson,liointc.yaml >> @@ -51,8 +51,8 @@ properties: >> description: | >> This property points how the children interrupts will be mapped into CPU >> interrupt lines. Each cell refers to a parent interrupt line from 0 to 3 >> - and each bit in the cell refers to a children interrupt fron 0 to 31. >> - If a CPU interrupt line didn't connected with liointc, then keep it's >> + and each bit in the cell refers to a children interrupt from 0 to 31. > While at it, s/children/child/ Hi, Since the other patches of this series have no changes and they belong to different subsystem which are independent, could I only send v4 of this patch separately? Thanks, Tiezhu > >> + If a CPU interrupt line didn't connect with liointc, then keep its >> cell with zero. >> $ref: /schemas/types.yaml#/definitions/uint32-array >> minItems: 4 >> -- >> 2.1.0 >> ^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2020-07-14 1:40 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <1594087972-21715-1-git-send-email-yangtiezhu@loongson.cn>
2020-07-07 2:12 ` [PATCH v3 8/8] dt-bindings: interrupt-controller: Fix typos in loongson,liointc.yaml Tiezhu Yang
2020-07-13 21:41 ` Rob Herring
2020-07-14 1:39 ` Tiezhu Yang
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).