* [PATCH 1/2] dt-bindings: pinctrl: qcom: Add msm8226 pinctrl bindings [not found] <20200627192833.217531-1-bartosz.dudziak@snejp.pl> @ 2020-06-27 19:28 ` Bartosz Dudziak 2020-07-15 20:24 ` Rob Herring 0 siblings, 1 reply; 3+ messages in thread From: Bartosz Dudziak @ 2020-06-27 19:28 UTC (permalink / raw) To: Bjorn Andersson Cc: Bartosz Dudziak, Andy Gross, Linus Walleij, Rob Herring, linux-arm-msm, linux-gpio, devicetree, linux-kernel Add device tree binding Documentation details for Qualcomm msm8226 pinctrl driver. - Bindings documentation was based on qcom,sm8250-pinctrl.yaml by Bjorn Andersson <bjorn.andersson@linaro.org> and then modified for msm8226 content Signed-off-by: Bartosz Dudziak <bartosz.dudziak@snejp.pl> --- .../pinctrl/qcom,msm8226-pinctrl.yaml | 123 ++++++++++++++++++ 1 file changed, 123 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml new file mode 100644 index 0000000000..8d8dc15718 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml @@ -0,0 +1,123 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,msm8226-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. MSM8226 TLMM block + +maintainers: + - Bjorn Andersson <bjorn.andersson@linaro.org> + +description: | + This binding describes the Top Level Mode Multiplexer block found in the + MSM8226 platform. + +properties: + compatible: + const: qcom,msm8226-pinctrl + + reg: + description: Specifies the base address and size of the TLMM register space + maxItems: 1 + + interrupts: + description: Specifies the TLMM summary IRQ + maxItems: 1 + + interrupt-controller: true + + '#interrupt-cells': + description: Specifies the PIN numbers and Flags, as defined in + include/dt-bindings/interrupt-controller/irq.h + const: 2 + + gpio-controller: true + + '#gpio-cells': + description: Specifying the pin number and flags, as defined in + include/dt-bindings/gpio/gpio.h + const: 2 + + gpio-ranges: + maxItems: 1 + + gpio-reserved-ranges: + maxItems: 1 + +#PIN CONFIGURATION NODES +patternProperties: + '^.*$': + if: + type: object + then: + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + oneOf: + - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-1][0-6])$" + - enum: [ sdc1_clk, sdc1_cmd, sdc1_data, sdc2_clk, sdc2_cmd, sdc2_data ] + minItems: 1 + maxItems: 36 + + function: + description: + Specify the alternative function to be configured for the specified + pins. Functions are only valid for gpio pins. + + enum: [ gpio, cci_i2c0, blsp_uim1, blsp_uim2, blsp_uim3, blsp_uim5, + blsp_i2c1, blsp_i2c2, blsp_i2c3, blsp_i2c5, blsp_spi1, + blsp_spi2, blsp_spi3, blsp_spi5, blsp_uart1, blsp_uart2, + blsp_uart3, blsp_uart5, cam_mclk0, cam_mclk1, wlan ] + + drive-strength: + enum: [2, 4, 6, 8, 10, 12, 14, 16] + default: 2 + description: + Selects the drive strength for the specified pins, in mA. + + bias-pull-down: true + + bias-pull-up: true + + bias-disable: true + + output-high: true + + output-low: true + + required: + - pins + - function + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - interrupt-controller + - '#interrupt-cells' + - gpio-controller + - '#gpio-cells' + - gpio-ranges + +additionalProperties: false + +examples: + - | + #include <dt-bindings/interrupt-controller/arm-gic.h> + msmgpio: pinctrl@fd510000 { + compatible = "qcom,msm8226-pinctrl"; + reg = <0xfd510000 0x4000>; + + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&msmgpio 0 0 117>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>; + }; -- 2.25.1 ^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH 1/2] dt-bindings: pinctrl: qcom: Add msm8226 pinctrl bindings 2020-06-27 19:28 ` [PATCH 1/2] dt-bindings: pinctrl: qcom: Add msm8226 pinctrl bindings Bartosz Dudziak @ 2020-07-15 20:24 ` Rob Herring 2020-07-16 21:29 ` Bartosz Dudziak 0 siblings, 1 reply; 3+ messages in thread From: Rob Herring @ 2020-07-15 20:24 UTC (permalink / raw) To: Bartosz Dudziak Cc: Bjorn Andersson, Andy Gross, Linus Walleij, linux-arm-msm, linux-gpio, devicetree, linux-kernel On Sat, Jun 27, 2020 at 09:28:30PM +0200, Bartosz Dudziak wrote: > Add device tree binding Documentation details for Qualcomm msm8226 > pinctrl driver. > > - Bindings documentation was based on qcom,sm8250-pinctrl.yaml by > Bjorn Andersson <bjorn.andersson@linaro.org> and then modified for > msm8226 content > > Signed-off-by: Bartosz Dudziak <bartosz.dudziak@snejp.pl> > --- > .../pinctrl/qcom,msm8226-pinctrl.yaml | 123 ++++++++++++++++++ > 1 file changed, 123 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml > > diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml > new file mode 100644 > index 0000000000..8d8dc15718 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml > @@ -0,0 +1,123 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/pinctrl/qcom,msm8226-pinctrl.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm Technologies, Inc. MSM8226 TLMM block > + > +maintainers: > + - Bjorn Andersson <bjorn.andersson@linaro.org> > + > +description: | > + This binding describes the Top Level Mode Multiplexer block found in the > + MSM8226 platform. > + > +properties: > + compatible: > + const: qcom,msm8226-pinctrl > + > + reg: > + description: Specifies the base address and size of the TLMM register space > + maxItems: 1 > + > + interrupts: > + description: Specifies the TLMM summary IRQ > + maxItems: 1 > + > + interrupt-controller: true > + > + '#interrupt-cells': > + description: Specifies the PIN numbers and Flags, as defined in > + include/dt-bindings/interrupt-controller/irq.h > + const: 2 > + > + gpio-controller: true > + > + '#gpio-cells': > + description: Specifying the pin number and flags, as defined in > + include/dt-bindings/gpio/gpio.h > + const: 2 > + > + gpio-ranges: > + maxItems: 1 > + > + gpio-reserved-ranges: > + maxItems: 1 > + > +#PIN CONFIGURATION NODES > +patternProperties: > + '^.*$': > + if: > + type: object For new bindings, do '-pins$' for the node name pattern so we don't have to do this hack. > + then: > + properties: > + pins: > + description: > + List of gpio pins affected by the properties specified in this > + subnode. > + items: > + oneOf: > + - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-1][0-6])$" > + - enum: [ sdc1_clk, sdc1_cmd, sdc1_data, sdc2_clk, sdc2_cmd, sdc2_data ] > + minItems: 1 > + maxItems: 36 > + > + function: > + description: > + Specify the alternative function to be configured for the specified > + pins. Functions are only valid for gpio pins. > + > + enum: [ gpio, cci_i2c0, blsp_uim1, blsp_uim2, blsp_uim3, blsp_uim5, > + blsp_i2c1, blsp_i2c2, blsp_i2c3, blsp_i2c5, blsp_spi1, > + blsp_spi2, blsp_spi3, blsp_spi5, blsp_uart1, blsp_uart2, > + blsp_uart3, blsp_uart5, cam_mclk0, cam_mclk1, wlan ] > + > + drive-strength: > + enum: [2, 4, 6, 8, 10, 12, 14, 16] > + default: 2 > + description: > + Selects the drive strength for the specified pins, in mA. > + > + bias-pull-down: true > + > + bias-pull-up: true > + > + bias-disable: true > + > + output-high: true > + > + output-low: true > + > + required: > + - pins > + - function > + > + additionalProperties: false > + > +required: > + - compatible > + - reg > + - interrupts > + - interrupt-controller > + - '#interrupt-cells' > + - gpio-controller > + - '#gpio-cells' > + - gpio-ranges > + > +additionalProperties: false > + > +examples: > + - | > + #include <dt-bindings/interrupt-controller/arm-gic.h> > + msmgpio: pinctrl@fd510000 { > + compatible = "qcom,msm8226-pinctrl"; > + reg = <0xfd510000 0x4000>; > + > + gpio-controller; > + #gpio-cells = <2>; > + gpio-ranges = <&msmgpio 0 0 117>; > + interrupt-controller; > + #interrupt-cells = <2>; > + interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>; > + }; > -- > 2.25.1 > ^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH 1/2] dt-bindings: pinctrl: qcom: Add msm8226 pinctrl bindings 2020-07-15 20:24 ` Rob Herring @ 2020-07-16 21:29 ` Bartosz Dudziak 0 siblings, 0 replies; 3+ messages in thread From: Bartosz Dudziak @ 2020-07-16 21:29 UTC (permalink / raw) To: Rob Herring Cc: Bjorn Andersson, Andy Gross, Linus Walleij, linux-arm-msm, linux-gpio, devicetree, linux-kernel On Wed, Jul 15, 2020 at 02:24:13PM -0600, Rob Herring wrote: > On Sat, Jun 27, 2020 at 09:28:30PM +0200, Bartosz Dudziak wrote: > > Add device tree binding Documentation details for Qualcomm msm8226 > > pinctrl driver. > > > > - Bindings documentation was based on qcom,sm8250-pinctrl.yaml by > > Bjorn Andersson <bjorn.andersson@linaro.org> and then modified for > > msm8226 content > > > > Signed-off-by: Bartosz Dudziak <bartosz.dudziak@snejp.pl> > > --- > > .../pinctrl/qcom,msm8226-pinctrl.yaml | 123 ++++++++++++++++++ > > 1 file changed, 123 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml > > > > diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml > > new file mode 100644 > > index 0000000000..8d8dc15718 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pinctrl/qcom,msm8226-pinctrl.yaml > > @@ -0,0 +1,123 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/pinctrl/qcom,msm8226-pinctrl.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Qualcomm Technologies, Inc. MSM8226 TLMM block > > + > > +maintainers: > > + - Bjorn Andersson <bjorn.andersson@linaro.org> > > + > > +description: | > > + This binding describes the Top Level Mode Multiplexer block found in the > > + MSM8226 platform. > > + > > +properties: > > + compatible: > > + const: qcom,msm8226-pinctrl > > + > > + reg: > > + description: Specifies the base address and size of the TLMM register space > > + maxItems: 1 > > + > > + interrupts: > > + description: Specifies the TLMM summary IRQ > > + maxItems: 1 > > + > > + interrupt-controller: true > > + > > + '#interrupt-cells': > > + description: Specifies the PIN numbers and Flags, as defined in > > + include/dt-bindings/interrupt-controller/irq.h > > + const: 2 > > + > > + gpio-controller: true > > + > > + '#gpio-cells': > > + description: Specifying the pin number and flags, as defined in > > + include/dt-bindings/gpio/gpio.h > > + const: 2 > > + > > + gpio-ranges: > > + maxItems: 1 > > + > > + gpio-reserved-ranges: > > + maxItems: 1 > > + > > +#PIN CONFIGURATION NODES > > +patternProperties: > > + '^.*$': > > + if: > > + type: object > > For new bindings, do '-pins$' for the node name pattern so we don't have > to do this hack. > I have changed the name pattern and sent a v2 patch. ^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2020-07-16 21:29 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <20200627192833.217531-1-bartosz.dudziak@snejp.pl>
2020-06-27 19:28 ` [PATCH 1/2] dt-bindings: pinctrl: qcom: Add msm8226 pinctrl bindings Bartosz Dudziak
2020-07-15 20:24 ` Rob Herring
2020-07-16 21:29 ` Bartosz Dudziak
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).