From: Nishanth Menon <nm@ti.com>
To: Lokesh Vutla <lokeshvutla@ti.com>
Cc: Suman Anna <s-anna@ti.com>, Tero Kristo <t-kristo@ti.com>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v2 0/8] Add C66x & C71x DSP nodes on J721E SoCs
Date: Thu, 27 Aug 2020 19:41:53 -0500 [thread overview]
Message-ID: <20200828004153.coon5q6u6uv4znqi@akan> (raw)
In-Reply-To: <1fc9eb3f-d56c-5d3e-ecf7-f30711051995@ti.com>
On 10:28-20200827, Lokesh Vutla wrote:
>
>
> On 25/08/20 10:51 pm, Suman Anna wrote:
> > Hi Nishanth,
> >
> > The following is a revised version of the series [1] that adds the base
> > dt nodes for the 2 C66x and 1 C71x DSP remote processors present in MAIN
> > domain on J721E SoCs, and the required nodes to boot these successfully
> > on J721E EVM board. It addresses the cleanup comments from you.
> >
[..]
>
> FWIW, Series
> Reviewed-by: Lokesh Vutla <lokeshvutla@ti.com>
Thanks. I have applied this series to my staging branch for now. Once
rc3 makes in with the irq chip changes, I will rebase and push to
next.
--
Regards,
Nishanth Menon
Key (0xDDB5849D1736249D) / Fingerprint: F8A2 8693 54EB 8232 17A3 1A34 DDB5 849D 1736 249D
next prev parent reply other threads:[~2020-08-28 0:41 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-25 17:21 [PATCH v2 0/8] Add C66x & C71x DSP nodes on J721E SoCs Suman Anna
2020-08-25 17:21 ` [PATCH v2 1/8] arm64: dts: ti: k3-j721e-som-p0: Move mailbox nodes from board dts file Suman Anna
2020-08-25 17:21 ` [PATCH v2 2/8] arm64: dts: ti: k3-j721e-main: Add C66x DSP nodes Suman Anna
2020-08-25 17:21 ` [PATCH v2 3/8] arm64: dts: ti: k3-j721e-som-p0: Add mailboxes to C66x DSPs Suman Anna
2020-08-25 17:21 ` [PATCH v2 4/8] arm64: dts: ti: k3-j721e-som-p0: Add DDR carveout memory nodes for C66 DSPs Suman Anna
2020-08-25 17:21 ` [PATCH v2 5/8] arm64: dts: ti: k3-j721e-main: Add C71x DSP node Suman Anna
2020-08-25 17:21 ` [PATCH v2 6/8] arm64: dts: ti: k3-j721e-som-p0: Add mailboxes to C71x DSP Suman Anna
2020-08-25 17:21 ` [PATCH v2 7/8] arm64: dts: ti: k3-j721e-som-p0: Add DDR carveout memory nodes for " Suman Anna
2020-08-25 17:21 ` [PATCH v2 8/8] arm64: dts: ti: k3-j721e-som-p0: Reserve memory for IPC between RTOS cores Suman Anna
2020-08-27 4:58 ` [PATCH v2 0/8] Add C66x & C71x DSP nodes on J721E SoCs Lokesh Vutla
2020-08-28 0:41 ` Nishanth Menon [this message]
2020-08-31 18:08 ` Nishanth Menon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200828004153.coon5q6u6uv4znqi@akan \
--to=nm@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=lokeshvutla@ti.com \
--cc=s-anna@ti.com \
--cc=t-kristo@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox