From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.6 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B0268C47095 for ; Tue, 6 Oct 2020 20:04:01 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 61F9220796 for ; Tue, 6 Oct 2020 20:04:01 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="J+Y9uXAg" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727137AbgJFUD5 (ORCPT ); Tue, 6 Oct 2020 16:03:57 -0400 Received: from esa5.microchip.iphmx.com ([216.71.150.166]:59469 "EHLO esa5.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725962AbgJFUD5 (ORCPT ); Tue, 6 Oct 2020 16:03:57 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1602014637; x=1633550637; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=AFt8H3tiQdKJme5Ezi3eTjp27f810vgWER+RZvdSWz8=; b=J+Y9uXAgjSrkyL/AE7atUFLmeR9ZAyK3BI9xE69Q9RI2ocq3n7k+Kx2w nkgRAoINMNh+i9+9WfuZagEyGiPHTJJOZzKWZ3lRNbziw7jyeVYVLyRR4 eh4q3Loe76Cs058MH0TSseR1nXm3nPVEMfTTL+i3OB8rgoae5uEHsWo3T gS0meaNzhD3iGmuCLdA/LbHKOX/HAIRXTtlWjTBX9V61xkjCYwPzQwadz McEwaGbajrcY4PTu5tKd4dhpq5oBS5KPeQGmwNhuFLFG51JHGaK+8EWxx QcpFDv6L6Ik6R3sOQF5k0n9/mFu84wmNfK929d7kaTuHbnzs5tSJK89Ra g==; IronPort-SDR: HimIamFIHSYsKJWcbtGx7BoicFyTCArkf7FWTVPPuEgklbdtF6u+PMCgy2ODy3//eyMxYLeVGg q6k/fg70k4Co/DeLbJjKqboiQ7nLZIXxX53nGlsmwckgJqhnlVLgouLKTlQZ09k5cvklz1EfPU aaauVcXITegDQUR0Q0pb4iY440wqYmw7KAXf3ci0a+33UK33lknI2euLNrvfjSKpVv0gGDtWSW ZCVaiWNF/pM53W1/Fw2om+NsDQ19hw/YtfK4yD837YCLP1WYZQdWMceuFCLhkh50C+UUrvy+6k xcM= X-IronPort-AV: E=Sophos;i="5.77,343,1596524400"; d="scan'208";a="93635019" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 06 Oct 2020 13:03:57 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Tue, 6 Oct 2020 13:03:56 -0700 Received: from soft-dev10.microsemi.net (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Tue, 6 Oct 2020 13:03:54 -0700 From: Lars Povlsen To: Sebastian Reichel CC: Lars Povlsen , Alexandre Belloni , Microchip Linux Driver Support , , , , Subject: [PATCH v2 3/3] arm64: dts: sparx5: Add reset support Date: Tue, 6 Oct 2020 22:03:16 +0200 Message-ID: <20201006200316.2261245-4-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201006200316.2261245-1-lars.povlsen@microchip.com> References: <20201006200316.2261245-1-lars.povlsen@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds reset support to the Sparx5 SoC DT. Signed-off-by: Lars Povlsen --- arch/arm64/boot/dts/microchip/sparx5.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/microchip/sparx5.dtsi b/arch/arm64/boot/dts/microchip/sparx5.dtsi index a84ffd3069d4..016be6d27a6b 100644 --- a/arch/arm64/boot/dts/microchip/sparx5.dtsi +++ b/arch/arm64/boot/dts/microchip/sparx5.dtsi @@ -118,6 +118,16 @@ gic: interrupt-controller@600300000 { interrupts = ; }; + cpu_ctrl: syscon@600000000 { + compatible = "microchip,sparx5-cpu-syscon", "syscon"; + reg = <0x6 0x00000000 0xd0>; + }; + + reset@611010008 { + compatible = "microchip,sparx5-chip-reset"; + reg = <0x6 0x11010008 0x4>; + }; + uart0: serial@600100000 { pinctrl-0 = <&uart_pins>; pinctrl-names = "default"; -- 2.25.1