From: Alexandre Belloni <alexandre.belloni@bootlin.com>
To: Gregory CLEMENT <gregory.clement@bootlin.com>
Cc: Sebastian Reichel <sre@kernel.org>,
linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org,
Rob Herring <robh+dt@kernel.org>,
devicetree@vger.kernel.org,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Lars Povlsen <lars.povlsen@microchip.com>,
Steen.Hegelund@microchip.com
Subject: Re: [PATCH 4/5] power: reset: ocelot: Add support 2 othe MIPS based SoCs
Date: Wed, 18 Nov 2020 11:52:32 +0100 [thread overview]
Message-ID: <20201118105232.GE4556@piout.net> (raw)
In-Reply-To: <20201116171159.1735315-5-gregory.clement@bootlin.com>
Hi,
On 16/11/2020 18:11:58+0100, Gregory CLEMENT wrote:
> This adds reset support for Luton and Jaguar2 in the ocelot-reset
> driver. They are both MIPS based belonging to the VvoreIII family.
>
> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
> ---
> drivers/power/reset/ocelot-reset.c | 30 +++++++++++++++++++++++++++---
> 1 file changed, 27 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/power/reset/ocelot-reset.c b/drivers/power/reset/ocelot-reset.c
> index a203c42e99d4..0f92416f2907 100644
> --- a/drivers/power/reset/ocelot-reset.c
> +++ b/drivers/power/reset/ocelot-reset.c
> @@ -29,6 +29,8 @@ struct ocelot_reset_context {
> struct notifier_block restart_handler;
> };
>
> +#define BIT_OFF_INVALID 32
> +
> #define SOFT_SWC_RST BIT(1)
> #define SOFT_CHIP_RST BIT(0)
>
> @@ -77,9 +79,11 @@ static int ocelot_restart_handle(struct notifier_block *this,
> ctx->props->vcore_protect, 0);
>
> /* Make the SI back to boot mode */
> - regmap_update_bits(ctx->cpu_ctrl, ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL,
> - IF_SI_OWNER_MASK << if_si_owner_bit,
> - IF_SI_OWNER_SIBM << if_si_owner_bit);
> + if (if_si_owner_bit != BIT_OFF_INVALID)
> + regmap_update_bits(ctx->cpu_ctrl,
> + ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL,
> + IF_SI_OWNER_MASK << if_si_owner_bit,
> + IF_SI_OWNER_SIBM << if_si_owner_bit);
>
> pr_emerg("Resetting SoC\n");
>
> @@ -127,6 +131,20 @@ static int ocelot_reset_probe(struct platform_device *pdev)
> return err;
> }
>
> +static const struct reset_props reset_props_jaguar2 = {
> + .syscon = "mscc,ocelot-cpu-syscon",
> + .protect_reg = 0x20,
> + .vcore_protect = BIT(2),
> + .if_si_owner_bit = 6,
> +};
> +
> +static const struct reset_props reset_props_luton = {
> + .syscon = "mscc,ocelot-cpu-syscon",
> + .protect_reg = 0x20,
> + .vcore_protect = BIT(2),
> + .if_si_owner_bit = BIT_OFF_INVALID, /* n/a */
> +};
> +
> static const struct reset_props reset_props_ocelot = {
> .syscon = "mscc,ocelot-cpu-syscon",
> .protect_reg = 0x20,
> @@ -143,6 +161,12 @@ static const struct reset_props reset_props_sparx5 = {
>
> static const struct of_device_id ocelot_reset_of_match[] = {
> {
> + .compatible = "mscc,jaguar2-chip-reset",
> + .data = &reset_props_jaguar2
> + }, {
> + .compatible = "mscc,luton-chip-reset",
> + .data = &reset_props_luton
> + }, {
These compatible strings are undocumented. Else,
Acked-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
> .compatible = "mscc,ocelot-chip-reset",
> .data = &reset_props_ocelot
> }, {
> --
> 2.29.2
>
--
Alexandre Belloni, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
next prev parent reply other threads:[~2020-11-18 10:52 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-16 17:11 [PATCH 0/5] Improve reset for ocelot and add support for new platfrom Gregory CLEMENT
2020-11-16 17:11 ` [PATCH 1/5] dt-bindings: reset: ocelot: Add documentation for 'microchip,reset-switch-core' property Gregory CLEMENT
2020-11-18 10:59 ` Alexandre Belloni
2020-11-16 17:11 ` [PATCH 2/5] power: reset: ocelot: Add support for reset switch on load time Gregory CLEMENT
2020-11-16 17:11 ` [PATCH 3/5] MIPS: dts: mscc: add reset switch property Gregory CLEMENT
2020-11-16 17:11 ` [PATCH 4/5] power: reset: ocelot: Add support 2 othe MIPS based SoCs Gregory CLEMENT
2020-11-18 10:52 ` Alexandre Belloni [this message]
2020-11-16 17:11 ` [PATCH 5/5] MIPS: dts: mscc: add reset support for Luton and Jaguar2 Gregory CLEMENT
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201118105232.GE4556@piout.net \
--to=alexandre.belloni@bootlin.com \
--cc=Steen.Hegelund@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=gregory.clement@bootlin.com \
--cc=lars.povlsen@microchip.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=sre@kernel.org \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).