From: Eddie James <eajames@linux.ibm.com>
To: joel@jms.id.au
Cc: andrew@aj.id.au, robh+dt@kernel.org, devicetree@vger.kernel.org,
linux-aspeed@lists.ozlabs.org,
Vishwanatha Subbanna <vishwa@linux.vnet.ibm.com>,
Eddie James <eajames@linux.ibm.com>
Subject: [PATCH 07/22] ARM: dts: aspeed: rainier: Add leds on optional DASD cards
Date: Mon, 29 Mar 2021 10:00:05 -0500 [thread overview]
Message-ID: <20210329150020.13632-8-eajames@linux.ibm.com> (raw)
In-Reply-To: <20210329150020.13632-1-eajames@linux.ibm.com>
From: Vishwanatha Subbanna <vishwa@linux.vnet.ibm.com>
These cards are not hot pluggable and must be installed
prior to boot. LEDs on these are controlled by PCA9552
i2c expander
Signed-off-by: Vishwanatha Subbanna <vishwa@linux.vnet.ibm.com>
Signed-off-by: Eddie James <eajames@linux.ibm.com>
---
arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts | 425 +++++++++++++++++++
1 file changed, 425 insertions(+)
diff --git a/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts b/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts
index b47b7b995170..0a420170b3b4 100644
--- a/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts
+++ b/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts
@@ -634,6 +634,161 @@ tpm-wilson {
};
};
+ leds-optional-dasd-pyramid0 {
+ compatible = "gpio-leds";
+
+ nvme0 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 0 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme1 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 1 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme2 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 2 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme3 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 3 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme4 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 4 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme5 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 5 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme6 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 6 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme7 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca2 7 GPIO_ACTIVE_LOW>;
+ };
+ };
+
+ leds-optional-dasd-pyramid1 {
+ compatible = "gpio-leds";
+
+ nvme8 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 0 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme9 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 1 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme10 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 2 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme11 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 3 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme12 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 4 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme13 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 5 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme14 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 6 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme15 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca3 7 GPIO_ACTIVE_LOW>;
+ };
+ };
+
+ leds-optional-dasd-pyramid2 {
+ compatible = "gpio-leds";
+
+ nvme16 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 0 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme17 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 1 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme18 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 2 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme19 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 3 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme20 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 4 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme21 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 5 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme22 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 6 GPIO_ACTIVE_LOW>;
+ };
+
+ nvme23 {
+ retain-state-shutdown;
+ default-state = "keep";
+ gpios = <&pca4 7 GPIO_ACTIVE_LOW>;
+ };
+ };
};
&ehci1 {
@@ -2218,6 +2373,96 @@ eeprom@50 {
compatible = "atmel,24c64";
reg = <0x50>;
};
+
+ pca2: pca9552@60 {
+ compatible = "nxp,pca9552";
+ reg = <0x60>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
};
&i2c14 {
@@ -2227,6 +2472,96 @@ eeprom@50 {
compatible = "atmel,24c64";
reg = <0x50>;
};
+
+ pca3: pca9552@60 {
+ compatible = "nxp,pca9552";
+ reg = <0x60>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
};
&i2c15 {
@@ -2236,6 +2571,96 @@ eeprom@50 {
compatible = "atmel,24c64";
reg = <0x50>;
};
+
+ pca4: pca9552@60 {
+ compatible = "nxp,pca9552";
+ reg = <0x60>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+
+ gpio@0 {
+ reg = <0>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@1 {
+ reg = <1>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@2 {
+ reg = <2>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@3 {
+ reg = <3>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@4 {
+ reg = <4>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@5 {
+ reg = <5>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@6 {
+ reg = <6>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@7 {
+ reg = <7>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@8 {
+ reg = <8>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@9 {
+ reg = <9>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@10 {
+ reg = <10>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@11 {
+ reg = <11>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@12 {
+ reg = <12>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@13 {
+ reg = <13>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@14 {
+ reg = <14>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+
+ gpio@15 {
+ reg = <15>;
+ type = <PCA955X_TYPE_GPIO>;
+ };
+ };
};
&vuart1 {
--
2.27.0
next prev parent reply other threads:[~2021-03-29 15:01 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-29 14:59 [PATCH 00/22] ARM: dts: aspeed: Updates for Rainier and Everest machines Eddie James
2021-03-29 14:59 ` [PATCH 01/22] ARM: dts: aspeed: rainier: Add Operator Panel LEDs Eddie James
2021-03-29 15:00 ` [PATCH 02/22] ARM: dts: aspeed: rainier: Add directly controlled LEDs Eddie James
2021-03-29 15:00 ` [PATCH 03/22] ARM: dts: aspeed: rainier: Add gpio-keys-polled for fans Eddie James
2021-03-29 15:00 ` [PATCH 04/22] ARM: dts: aspeed: rainier: Add additional processor CFAMs Eddie James
2021-03-29 15:00 ` [PATCH 05/22] ARM: dts: aspeed: rainier: Add leds that are off PCA9552 Eddie James
2021-03-29 15:00 ` [PATCH 06/22] ARM: dts: aspeed: rainier: Add leds that are off pic16f882 Eddie James
2021-03-29 15:00 ` Eddie James [this message]
2021-03-29 15:00 ` [PATCH 08/22] ARM: dts: aspeed: rainier: Add leds on optional PCI cable cards Eddie James
2021-03-29 15:00 ` [PATCH 09/22] ARM: dts: aspeed: rainier: Add presence GPIOs Eddie James
2021-03-29 15:00 ` [PATCH 10/22] ARM: dts: aspeed: rainier: Enable fan watchdog Eddie James
2021-03-29 15:00 ` [PATCH 11/22] ARM: dts: aspeed: rainier 4U: Fix fan configuration Eddie James
2021-03-30 0:23 ` kernel test robot
2021-03-29 15:00 ` [PATCH 12/22] ARM: dts: aspeed: Everest: Add I2C components Eddie James
2021-03-29 15:00 ` [PATCH 13/22] ARM: dts: Aspeed: Everest: Add max31785 fan controller device Eddie James
2021-03-29 15:00 ` [PATCH 14/22] ARM: dts: Aspeed: Everest: Add FSI CFAMs and re-number engines Eddie James
2021-03-29 15:00 ` [PATCH 15/22] ARM: dts: Aspeed: Everest: Add pca9552 fan presence Eddie James
2021-04-07 22:34 ` Brandon Wyman
2021-03-29 15:00 ` [PATCH 16/22] ARM: dts: aspeed: everest: Add power supply i2c devices Eddie James
2021-03-29 15:00 ` [PATCH 17/22] ARM: dts: aspeed: everest: Add UCD90320 power sequencer Eddie James
2021-03-29 15:00 ` [PATCH 18/22] ARM: dts: aspeed: everest: GPIOs support Eddie James
2021-04-07 22:19 ` Brandon Wyman
2021-03-29 15:00 ` [PATCH 19/22] ARM: dts: Aspeed: Everest: Add RTC Eddie James
2021-03-29 15:00 ` [PATCH 20/22] ARM: dts: aspeed: everest: Enable fan watchdog Eddie James
2021-04-08 0:34 ` Andrew Jeffery
2021-03-29 15:00 ` [PATCH 21/22] ARM: dts: aspeed: rainier: Support pass 2 planar Eddie James
2021-03-30 3:57 ` kernel test robot
2021-03-29 15:00 ` [PATCH 22/22] ARM: dts: aspeed: Add Rainier 1S4U machine Eddie James
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210329150020.13632-8-eajames@linux.ibm.com \
--to=eajames@linux.ibm.com \
--cc=andrew@aj.id.au \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=robh+dt@kernel.org \
--cc=vishwa@linux.vnet.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).