From: Lucas Stach <l.stach@pengutronix.de>
To: Shawn Guo <shawnguo@kernel.org>
Cc: Rob Herring <robh+dt@kernel.org>,
Fabio Estevam <festevam@gmail.com>,
NXP Linux Team <linux-imx@nxp.com>,
Adam Ford <aford173@gmail.com>,
Frieder Schrempf <frieder.schrempf@kontron.de>,
Marek Vasut <marex@denx.de>, Tim Harvey <tharvey@gateworks.com>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
kernel@pengutronix.de, patchwork-lst@pengutronix.de
Subject: [PATCH v3 00/18] i.MX8MM GPC improvements and BLK_CTRL driver
Date: Mon, 6 Sep 2021 20:43:15 +0200 [thread overview]
Message-ID: <20210906184333.1855426-1-l.stach@pengutronix.de> (raw)
Hi all,
third revision of the GPC improvements and BLK_CTRL driver to enable
all power domains on the i.MX8MM. Frieder is still hunting some
sporadic and hard to reproduce issues and I currently don't have much
time to help with that. Meanwhile here's a new revision with the
obvious issues (DT binding validation fail) fixed to allow people to
review the code, so we hopefully don't miss the next merge window again.
I guess it would even be possible to merge the series with the
sporadic issues still present, as it seems a lot of people are waiting
for this to land, as it's blocking lots of other work.
Regards,
Lucas
Frieder Schrempf (1):
arm64: dts: imx8mm: Add GPU nodes for 2D and 3D core
Lucas Stach (15):
Revert "soc: imx: gpcv2: move reset assert after requesting domain
power up"
soc: imx: gpcv2: add lockdep annotation
soc: imx: gpcv2: add domain option to keep domain clocks enabled
soc: imx: gpcv2: keep i.MX8M* bus clocks enabled
soc: imx: gpcv2: support system suspend/resume
dt-bindings: soc: add binding for i.MX8MM VPU blk-ctrl
dt-bindings: power: imx8mm: add defines for VPU blk-ctrl domains
soc: imx: add i.MX8M blk-ctrl driver
dt-bindings: soc: add binding for i.MX8MM DISP blk-ctrl
dt-bindings: power: imx8mm: add defines for DISP blk-ctrl domains
soc: imx: imx8m-blk-ctrl: add DISP blk-ctrl
arm64: dts: imx8mm: add GPC node
arm64: dts: imx8mm: put USB controllers into power-domains
arm64: dts: imx8mm: add VPU blk-ctrl
arm64: dts: imx8mm: add DISP blk-ctrl
Marek Vasut (2):
soc: imx: gpcv2: Turn domain->pgc into bitfield
soc: imx: gpcv2: Set both GPC_PGC_nCTRL(GPU_2D|GPU_3D) for MX8MM GPU
domain
.../soc/imx/fsl,imx8mm-disp-blk-ctrl.yaml | 94 ++++
.../soc/imx/fsl,imx8mm-vpu-blk-ctrl.yaml | 76 +++
arch/arm64/boot/dts/freescale/imx8mm.dtsi | 180 ++++++
drivers/soc/imx/Makefile | 1 +
drivers/soc/imx/gpcv2.c | 130 +++--
drivers/soc/imx/imx8m-blk-ctrl.c | 525 ++++++++++++++++++
include/dt-bindings/power/imx8mm-power.h | 9 +
7 files changed, 974 insertions(+), 41 deletions(-)
create mode 100644 Documentation/devicetree/bindings/soc/imx/fsl,imx8mm-disp-blk-ctrl.yaml
create mode 100644 Documentation/devicetree/bindings/soc/imx/fsl,imx8mm-vpu-blk-ctrl.yaml
create mode 100644 drivers/soc/imx/imx8m-blk-ctrl.c
--
2.30.2
next reply other threads:[~2021-09-06 18:43 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-06 18:43 Lucas Stach [this message]
2021-09-06 18:43 ` [PATCH v3 01/18] Revert "soc: imx: gpcv2: move reset assert after requesting domain power up" Lucas Stach
2021-09-06 18:43 ` [PATCH v3 02/18] soc: imx: gpcv2: Turn domain->pgc into bitfield Lucas Stach
2021-09-06 18:43 ` [PATCH v3 03/18] soc: imx: gpcv2: Set both GPC_PGC_nCTRL(GPU_2D|GPU_3D) for MX8MM GPU domain Lucas Stach
2021-09-06 18:43 ` [PATCH v3 04/18] soc: imx: gpcv2: add lockdep annotation Lucas Stach
2021-09-06 18:43 ` [PATCH v3 05/18] soc: imx: gpcv2: add domain option to keep domain clocks enabled Lucas Stach
2021-09-06 18:43 ` [PATCH v3 06/18] soc: imx: gpcv2: keep i.MX8M* bus " Lucas Stach
2021-09-06 18:43 ` [PATCH v3 07/18] soc: imx: gpcv2: support system suspend/resume Lucas Stach
2021-09-06 18:43 ` [PATCH v3 08/18] dt-bindings: soc: add binding for i.MX8MM VPU blk-ctrl Lucas Stach
2021-09-06 18:43 ` [PATCH v3 09/18] dt-bindings: power: imx8mm: add defines for VPU blk-ctrl domains Lucas Stach
2021-09-07 7:06 ` Frieder Schrempf
2021-09-07 8:11 ` Lucas Stach
2021-09-06 18:43 ` [PATCH v3 10/18] soc: imx: add i.MX8M blk-ctrl driver Lucas Stach
2021-09-07 7:28 ` Frieder Schrempf
2021-09-07 9:08 ` Philipp Zabel
2021-09-06 18:43 ` [PATCH v3 11/18] dt-bindings: soc: add binding for i.MX8MM DISP blk-ctrl Lucas Stach
2021-09-06 18:43 ` [PATCH v3 12/18] dt-bindings: power: imx8mm: add defines for DISP blk-ctrl domains Lucas Stach
2021-09-06 18:43 ` [PATCH v3 13/18] soc: imx: imx8m-blk-ctrl: add DISP blk-ctrl Lucas Stach
2021-09-06 18:43 ` [PATCH v3 14/18] arm64: dts: imx8mm: add GPC node Lucas Stach
2021-09-06 18:43 ` [PATCH v3 15/18] arm64: dts: imx8mm: put USB controllers into power-domains Lucas Stach
2021-09-06 18:43 ` [PATCH v3 16/18] arm64: dts: imx8mm: Add GPU nodes for 2D and 3D core Lucas Stach
2021-09-06 18:43 ` [PATCH v3 17/18] arm64: dts: imx8mm: add VPU blk-ctrl Lucas Stach
2021-09-06 18:43 ` [PATCH v3 18/18] arm64: dts: imx8mm: add DISP blk-ctrl Lucas Stach
2021-09-06 19:01 ` [PATCH v3 00/18] i.MX8MM GPC improvements and BLK_CTRL driver Fabio Estevam
2021-09-07 6:52 ` Frieder Schrempf
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210906184333.1855426-1-l.stach@pengutronix.de \
--to=l.stach@pengutronix.de \
--cc=aford173@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=frieder.schrempf@kontron.de \
--cc=kernel@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=marex@denx.de \
--cc=patchwork-lst@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=shawnguo@kernel.org \
--cc=tharvey@gateworks.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).